Features

- **Fast Read Access Time – 70 ns**
- **5-volt Only Reprogramming**
- **Sector Program Operation**
  - **Single Cycle Reprogram (Erase and Program)**
  - **512 Sectors (128 Bytes/Sector)**
  - **Internal Address and Data Latches for 128 Bytes**
- **Internal Program Control and Timer**
- **Hardware and Software Data Protection**
- **Fast Sector Program Cycle Time – 10 ms**
- **$\overline{\text{DATA}}$ Polling for End of Program Detection**
- **Low Power Dissipation**
  - **50 mA Active Current**
  - **300 µA CMOS Standby Current**
- **Typical Endurance > 10,000 Cycles**
- **Single 5V ± 10% Supply**
- **CMOS and TTL Compatible Inputs and Outputs**
- **Green (Pb/Halide-free) Packaging Option**

512K (64K x 8) 5-volt Only Flash Memory

AT29C512

1. Description

The AT29C512 is a 5-volt only in-system Flash programmable and erasable read only memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the industrial temperature range. When the device is deselected, the CMOS standby current is less than 300 µA. The device endurance is such that any sector can typically be written to in excess of 10,000 times.

To allow for simple in-system reprogrammability, the AT29C512 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C512 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by $\overline{\text{DATA}}$ polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

2. Pin Configurations

| Pin Name	Function
A0 - A15	Addresses
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect

2.1   32-lead PLCC Top View

2.2   32-lead TSOP (Type 1) Top View

0456i–FLASH–9/08

3. Block Diagram

4. Device Operation

4.1 Read

The AT29C512 is accessed like an EPROM. When $\overline{CE}$ and $\overline{OE}$ are low and $\overline{WE}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{CE}$ or $\overline{OE}$ is high. This dual-line control gives designers flexibility in preventing bus contention.

4.2 Byte Load

Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the $\overline{WE}$ or $\overline{CE}$ input with $\overline{CE}$ or $\overline{WE}$ low (respectively) and $\overline{OE}$ high. The address is latched on the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever occurs last. The data is latched by the first rising edge of $\overline{CE}$ or $\overline{WE}$.

4.3 Program

The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high-to-low transition on $\overline{WE}$ (or $\overline{CE}$) within 150 μs of the low-to-high transition of $\overline{WE}$ (or $\overline{CE}$) of the preceding byte. If a high-to-low transition is not detected within 150 μs of the last low-to-high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector address. The sector address must be valid during each high-to-low transition of $\overline{WE}$ (or $\overline{CE}$). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of t_{WC}, a read operation will effectively be a polling operation.

4.4 Software Data Protection

A software controlled data protection feature is available on the AT29C512. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature; however, the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t_{WC}, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the $\overline{WE}$ or $\overline{CE}$ input with $\overline{CE}$ or $\overline{WE}$ low (respectively) and $\overline{OE}$ high. The address is latched on the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever occurs last. The data is latched by the first rising edge of $\overline{CE}$ or $\overline{WE}$. The 128 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

4.5 Hardware Data Protection

Hardware features protect against inadvertent programs to the AT29C512 in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8V (typical), the program function is inhibited; (b) V_{CC} power on delay – once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 5 ms (typical) before programming; (c) Program inhibit – holding any one of $\overline{OE}$ low, $\overline{CE}$ high or $\overline{WE}$ high inhibits program cycles; and (d) Noise filter – pulses of less than 15 ns (typical) on the $\overline{WE}$ or $\overline{CE}$ inputs will not initiate a program cycle.

4.6 Product Identification

The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e., using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

4.7 $\overline{DATA}$ Polling

The AT29C512 features $\overline{DATA}$ polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. $\overline{DATA}$ polling may begin at any time during the program cycle.

4.8 Toggle Bit

In addition to $\overline{DATA}$ polling the AT29C512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

4.9 Optional Chip Erase Mode

The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

5. Absolute Maximum Ratings*

Temperature Under Bias .... -55°C to +125°C
Storage Temperature..................................... -65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground ....-0.6V to +6.25V
All Output Voltages with Respect to Ground ....-0.6V to V_{CC} + 0.6V
Voltage on $\overline{OE}$ with Respect to Ground ....-0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6. DC and AC Operating Range

		AT29C512-70	AT29C512-90
Operating Temperature (Case)	Industrial	-40°C - 85°C	-40°C - 85°C
V_{CC} Power Supply		5V ± 5%	5V ± 10%

7. Operating Modes

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	Ai	I/O
Read	V_{IL}	V_{IL}	V_{IH}	Ai	D_{OUT}
Program[2]	V_{IL}	V_{IH}	V_{IL}	Ai	D_{IN}
5V Chip Erase	V_{IL}	V_{IH}	V_{IL}	Ai	
Standby/Write Inhibit	V_{IH}	X[1]	X	X	High Z
Program Inhibit	X	X	V_{IH}		
Program Inhibit	X	V_{IL}	X		
Output Disable	X	V_{IH}	X		High Z
Product Identification					
Hardware	V_{IL}	V_{IL}	V_{IH}	A1 - A15 = V_{IL}, A9 = V_H,[3] A0 = V_{IL}	Manufacturer Code[4]
				A1-A15 = V_{IL}, A9 = V_H,[3] A0 = V_{IH}	Device Code[4]
Software[5]				A0 = V_{IL}	Manufacturer Code[4]
				A0 = V_{IH}	Device Code[4]

Notes: 1. X can be V_{IL} or V_{IH}.
2. Refer to AC Programming Waveforms.
3. V_H = 12.0V ± 0.5V.
4. Manufacturer Code: 1F, Device Code: 5D.
5. See details under Software Product Identification Entry/Exit.

8. DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
I_{LI}	Input Load Current	V_{IN} = 0V to V_{CC}		10	µA
I_{LO}	Output Leakage Current	$V_{I/O}$ = 0V to V_{CC}		10	µA
I_{SB1}	V_{CC} Standby Current CMOS	$\overline{CE}$ = V_{CC} - 0.3V to V_{CC}		300	µA
I_{SB2}	V_{CC} Standby Current TTL	$\overline{CE}$ = 2.0V to V_{CC}		3	mA
I_{CC}	V_{CC} Active Current	f = 5 MHz; I_{OUT} = 0 mA		50	mA
V_{IL}	Input Low Voltage			0.8	V
V_{IH}	Input High Voltage		2.0		V
V_{OL}	Output Low Voltage	I_{OL} = 2.1 mA		0.45	V
V_{OH1}	Output High Voltage	I_{OH} = -400 µA	2.4		V
V_{OH2}	Output High Voltage CMOS	I_{OH} = -100 µA; V_{CC} = 4.5V	4.2		V

9. AC Read Characteristics

| Symbol	Parameter	AT29C512-70		AT29C512-90		Units
		Min	Max	Min	Max	
t_{ACC}	Address to Output Delay		70		90	ns
t_{CE}[1]	$\overline{CE}$ to Output Delay		70		90	ns
t_{OE}[2]	$\overline{OE}$ to Output Delay	0	35	0	40	ns
t_{DF}[3][4]	$\overline{CE}$ or $\overline{OE}$ to Output Float	0	10	0	25	ns
t_{OH}	Output Hold from $\overline{OE}$, $\overline{CE}$ or Address, whichever occurred first	0		0		ns

10. AC Read Waveforms[1][2][3][4]

Notes: 1. $\overline{CE}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC}.

2. $\overline{OE}$ may be delayed up to t_{CE} - t_{OE} after the falling edge of $\overline{CE}$ without impact on t_{CE} or by t_{ACC} - t_{OE} after an address change without impact on t_{ACC}.

3. t_{DF} is specified from $\overline{OE}$ or $\overline{CE}$ whichever occurs first (CL = 5 pF).

4. This parameter is characterized and is not 100% tested.

0456i–FLASH–9/08

11. Input Test Waveforms and Measurement Level

AC DRIVING LEVELS

3.0V

1.5V

AC MEASUREMENT LEVEL

0.0V

t_R, t_F < 5 ns

12. Output Test Load

70 ns

5.0V

1.8K

OUTPUT PIN

1.3K   30pF

90/120/150 ns

5.0V

1.8K

OUTPUT PIN

1.3K   100pF

13. Pin Capacitance

f = 1 MHz, T = 25°C[1]

Symbol	Typ	Max	Units	Conditions
C_{IN}	4	6	pF	V_{IN} = 0V
C_{OUT}	8	12	pF	V_{OUT} = 0V

Note: 1.   This parameter is characterized and is not 100% tested.

14. AC Byte Load Characteristics

| Symbol	Parameter	Min	Max	Units
t_{AS}, t_{OES}	Address, $\overline{OE}$ Set-up Time	0		ns
t_{AH}	Address Hold Time	50		ns
t_{CS}	Chip Select Set-up Time	0		ns
t_{CH}	Chip Select Hold Time	0		ns
t_{WP}	Write Pulse Width ($\overline{WE}$ or $\overline{CE}$)	90		ns
t_{DS}	Data Set-up Time	35		ns
t_{DH}, t_{OEH}	Data, $\overline{OE}$ Hold Time	0		ns
t_{WPH}	Write Pulse Width High	100		ns

15. AC Byte Load Waveforms

15.1 $\overline{WE}$ Controlled

### 15.2 $\overline{CE}$ Controlled

16. Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t_{WC}	Write Cycle Time		10	ms
t_{AS}	Address Set-up Time	0		ns
t_{AH}	Address Hold Time	50		ns
t_{DS}	Data Set-up Time	35		ns
t_{DH}	Data Hold Time	0		ns
t_{WP}	Write Pulse Width	90		ns
t_{BLC}	Byte Load Cycle Time		150	µs
t_{WPH}	Write Pulse Width High	100		ns

17. Program Cycle Waveforms[1][2][3]


Notes: 1. A7 through A15 must specify the sector address during each high-to-low transition of $\overline{WE}$ (or $\overline{CE}$).

2. $\overline{OE}$ must be high when $\overline{WE}$ and $\overline{CE}$ are both low.

3. All bytes that are not loaded within the sector being programmed will be indeterminate.

0456i–FLASH–9/08

18. Software Data Protection Enable Algorithm[1]

```
LOAD DATA AA
TO
ADDRESS 5555
        |
        v
LOAD DATA 55
TO
ADDRESS 2AAA
        |
        v
LOAD DATA A0
TO                    WRITES ENABLED
ADDRESS 5555
        |
        v
LOAD DATA
TO                    ENTER DATA
SECTOR (128 BYTES)[4] PROTECT STATE[2]
```

Notes: 1. Data Format: I/O7 - I/O0 (Hex);Address Format: A14 - A0 (Hex).

2. Data Protect state will be activated at end of program cycle.

3. Data Protect state will be deactivated at end of program period.

4. 128 bytes of data **MUST BE** loaded.

19. Software Data Protection Disable Algorithm[1]

```
LOAD DATA AA
TO
ADDRESS 5555
        |
        v
LOAD DATA 55
TO
ADDRESS 2AAA
        |
        v
LOAD DATA 80
TO
ADDRESS 5555
        |
        v
LOAD DATA AA
TO
ADDRESS 5555
        |
        v
LOAD DATA 55
TO
ADDRESS 2AAA
        |
        v
LOAD DATA 20
TO                    EXIT DATA
ADDRESS 5555          PROTECT STATE[3]
        |
        v
LOAD DATA
TO
SECTOR (128  BYTES)[4]
```

20. Software Protected Program Cycle Waveform[1][2][3]

Notes: 1. A7 through A15 must specify the sector address during each high-to-low transition of $\overline{WE}$ (or $\overline{CE}$) after the software code has been entered.

2. $\overline{OE}$ must be high when $\overline{WE}$ and $\overline{CE}$ are both low.

3. All bytes that are not loaded within the sector being programmed will be indeterminate.

0456i–FLASH–9/08

21. $\overline{\text{Data}}$ Polling Characteristics[1]

Symbol	Parameter	Min	Typ	Max	Units
t_{DH}	Data Hold Time	10			ns
t_{OEH}	$\overline{\text{OE}}$ Hold Time	10			ns
t_{OE}	$\overline{\text{OE}}$ to Output Delay[2]				ns
t_{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

22. $\overline{\text{Data}}$ Polling Waveforms

23. Toggle Bit Characteristics[1]

| Symbol	Parameter	Min	Typ	Max	Units
t_{DH}	Data Hold Time	10			ns
t_{OEH}	$\overline{\text{OE}}$ Hold Time	10			ns
t_{OE}	$\overline{\text{OE}}$ to Output Delay[2]				ns
t_{OEHP}	$\overline{\text{OE}}$ High Pulse	150			ns
t_{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

24. Toggle Bit Waveforms[1][2][3]

Notes: 1. Toggling either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ or both $\overline{\text{OE}}$ and $\overline{\text{CE}}$ will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.

0456i–FLASH–9/08

25. Software Product Identification Entry[1]

```
┌─────────────────┐
│  LOAD DATA AA   │
│       TO        │
│  ADDRESS 5555   │
└─────────────────┘
         │
         ▼
┌─────────────────┐
│  LOAD DATA 55   │
│       TO        │
│  ADDRESS 2AAA   │
└─────────────────┘
         │
         ▼
┌─────────────────┐
│  LOAD DATA 90   │
│       TO        │
│  ADDRESS 5555   │
└─────────────────┘
         │
         ▼
┌─────────────────┐
│                 │      ENTER PRODUCT
│  PAUSE 10 mS    │      IDENTIFICATION
│                 │      MODE[2][3][5]
└─────────────────┘
```

26. Software Product Identification Exit[1]

```
┌─────────────────┐
│  LOAD DATA AA   │
│       TO        │
│  ADDRESS 5555   │
└─────────────────┘
         │
         ▼
┌─────────────────┐
│  LOAD DATA 55   │
│       TO        │
│  ADDRESS 2AAA   │
└─────────────────┘
         │
         ▼
┌─────────────────┐
│  LOAD DATA F0   │
│       TO        │
│  ADDRESS 5555   │
└─────────────────┘
         │
         ▼
┌─────────────────┐
│                 │      EXIT PRODUCT
│  PAUSE 10 mS    │      IDENTIFICATION
│                 │      MODE[4]
└─────────────────┘
```

Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).

2. A1 - A15 = V_{IL}. Manufacturer Code is read for A0 = V_{IL}; Device Code is read for A0 = V_{IH}.

3. The device does not remain in identification mode if powered down.

4. The device returns to standard operation mode.

5. Manufacturer Code is 1F. The Device Code is 5D.

0456i–FLASH–9/08

27. Normalized I_{CC} Graphs

NORMALI ED SUPPLY CURRENT vs. TEMPERATURE

NORMALI ED SUPPLY CURRENT vs. ADDRESS FREQUENCY

NORMALI ED SUPPLY CURRENT vs. SUPPLY VOLTAGE

0456i–FLASH–9/08

28. Ordering Information

28.1 Green Package Option (Pb/Halide-free)

t_{ACC} (ns)	I_{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
70	50	03	AT29C512-70JU AT29C512-70TU	32J 32T	Industrial (-40° to 85°C)
90	50	0.3	AT29C512-90JU AT29C512-90TU	32J 32T	

Package Type	
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)
32T	32-lead, Thin Small Outline Package (TSOP)

0456i–FLASH–9/08

29. Packaging Information

29.1 32J – PLCC

Notes: 1. This package conforms to JEDEC reference MS-016, Variation AE.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010 (0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
3. Lead coplanarity is 0.004 (0.102 mm) maximum.

COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	3.175	–	3.556	
A1	1.524	–	2.413	
A2	0.381	–	–	
D	12.319	–	12.573	
D1	11.354	–	11.506	Note 2
D2	9.906	–	10.922	
E	14.859	–	15.113	
E1	13.894	–	14.046	Note 2
E2	12.471	–	13.487	
B	0.660	–	0.813	
B1	0.330	–	0.533	
e	1.270 TYP			

10/04/01

	TITLE	DRAWING NO.	REV.
AInEL 2325 Orchard Parkway San Jose, CA 95131	**32J**, 32-lead, Plastic J-leaded Chip Carrier (PLCC)	32J	B

0456i–FLASH–9/08

29.2   32T – TSOP

Notes:
1. This package conforms to JEDEC reference MO-142, Variation BD.
2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.

COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.20	
A1	0.05	–	0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
c	0.10	–	0.21	
e	0.50 BASIC			

10/18/01

		TITLE	DRAWING NO.	REV.
AMEL	2325 Orchard Parkway San Jose, CA 95131	**32T**, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)	32T	B

Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11

Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Product Contact

Web Site
www.atmel.com

Technical Support
Flash@atmel.com

Sales Contact
www.atmel.com/contacts

Literature Requests
www.atmel.com/literature