## IXDR502 / IXDS502

## 2 Ampere Single Low-Side Ultrafast MOSFET Drivers

## Features

- Built using the advantages and compatibility of CMOS and IXYS HDMOS ${ }^{\text {TM }}$ processes
- Latch-Up Protected up to 2 Amps
- High 2A Peak Output Current
- Wide Operating Range: 4.5 V to 25 V
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Extended Operating Temperature
- High Capacitive Load Drive Capability: 1000pF in <10ns
- Matched Rise And Fall Times
- Low Propagation Delay Time
- Low Output Impedance
- Low Supply Current


## Applications

- Driving MOSFETs and IGBTs
- Motor Controls
- Line Drivers
- Pulse Generators
- Local Power ON/OFF Switch
- Switch Mode Power Supplies (SMPS)
- DC to DC Converters
- Pulse Transformer Driver
- Class D Switching Amplifiers
- Power Charge Pumps


## General Description

The IXDR502, and IXDS502 each consist of a single 2A CMOS high speed gate driver for driving the latest IXYS MOSFETs \& IGBTs. Each type can source and sink 2 Amps of peak current while producing voltage rise and fall times of less than 15 ns . The input of each driver is TTL or CMOS compatible and is virtually immune to latch up. Patented* design innovations eliminate cross conduction and current "shoot-through". Improved speed and drive capabilities are further enhanced by very quick \& matched rise and fall times.

The IXDR502 is configured as a single inverting gate driver, and the IXDS502 is configured as a single noninverting gate driver.

The IXDR502, and IXDS502 are available in the 6-Lead DFN (D1) package, which occupies less than $20 \%$ of the board area of a typical 8-Pin SOIC package.
*United States Patent 6,917,227

## Ordering Information

| Part Number | Description | Package Type | Packing Style | Pack Qty | Configuration |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IXDR502D1B | 2A Low Side Gate Driver I.C. | 6-Lead DFN | 2" x 2" Waffle Pack | 121 | Single Inverting Driver |
| IXDR502D1BT/R | 2A Low Side Gate Driver I.C. | 6-Lead DFN | 7" Tape and Reel | 2500 |  |
| IXDS502D1B | 2A Low Side Gate Driver I.C. | 6-Lead DFN | 2" x 2" Waffle Pack | 121 | Single NonInverting Driver |
| IXDS502D1BT/R | 2A Low Side Gate Driver I.C. | 6-Lead DFN | 7" Tape and Reel | 2500 |  |

NOTE: All parts are lead-free and RoHS Compliant

Figure 1 - IXDS502 Non-Inverting 2A Gate Driver Functional Block Diagram


Figure 2 - IXDR502 Inverting 2A Gate Driver Functional Block Diagram


[^0]IXDR502 / IXDS502

| Absolute Maximum Ratings ${ }^{(1)}$ |  |  |
| :--- | :--- | :---: |
| Palue |  |  |
| Parameter | Value |  |
| Supply Voltage | 35 V |  |
| All Other Pins | -0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ |  |
| Junction Temperature | $150{ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |
| Lead Temperature $(10 \mathrm{Sec})$ | $300^{\circ} \mathrm{C}$ |  |

## Operating Ratings ${ }^{(2)}$

| Parameter |  | Value |
| :---: | :---: | :---: |
| Operating Supply Voltage |  | 4.5 V to 25 V |
| Operating Temperature Range |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Package Thermal Resistance * |  |  |
| 6 -Lead DFN | (D1) $\quad \theta_{J-A}($ | $125-200{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 6 -Lead DFN | (D1) $\quad \theta_{J-c}$ | $3.3{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 6-Lead DFN | (D1) $\quad \theta_{j-S}$ | $7.3{ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Electrical Characteristics @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}{ }^{(3)}$
Unless otherwise noted, $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 25 \mathrm{~V}$.
All voltage measurements with respect to GND. IXD_502 configured as described in Test conditions.

| Symbol | Parameter | Test Conditions | Min | Typ ${ }^{(4)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High input voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 18 \mathrm{~V}$ | 2.5 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low input voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}} \leq 18 \mathrm{~V}$ |  |  | 1.0 | V |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage range |  | -5 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input current | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OH }}$ | High output voltage |  | $\mathrm{V}_{\text {cc }}-0.025$ |  |  | V |
| $\mathrm{V}_{\mathrm{oL}}$ | Low output voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\text {OH }}$ | High state output resistance | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 3 | 4 | $\Omega$ |
| $\mathrm{R}_{\mathrm{OL}}$ | Low state output resistance | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 2.2 | 3 | $\Omega$ |
| IPEAK | Peak output current | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  | 2 |  | A |
| $\mathrm{I}_{\mathrm{DC}}$ | Continuous output current |  |  |  | 0.5 | A |
| $\mathrm{t}_{\mathrm{R}}$ | Rise time | $\mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF} \mathrm{V}_{\text {CC }}=15 \mathrm{~V}$ |  | 7.5 | 12 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time | $\mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF} \mathrm{V}_{\text {CC }}=15 \mathrm{~V}$ |  | 6.5 | 10 | ns |
| tondiy | ON propagation delay | $\mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF} \mathrm{V}_{\text {CC }}=15 \mathrm{~V}$ |  | 25 | 35 | ns |
| toffdLy | OFF propagation delay | $\mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF} \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ |  | 20 | 30 | ns |
| $\mathrm{V}_{\mathrm{cc}}$ | Power supply voltage |  | 4.5 | 15 | 25 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Power supply current | $\mathrm{V}_{\mathrm{IN}}=3.5 \mathrm{~V}$ |  | 1 | 2 | mA |
|  |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 0 | 15 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=+\mathrm{V}_{\mathrm{Cc}},\left(4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 18 \mathrm{~V}\right)$ |  |  | 15 | $\mu \mathrm{A}$ |

Electrical Characteristics @ temperatures over - $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}{ }^{(3)}$
Unless otherwise noted, $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 22 \mathrm{~V}, \mathrm{Tj}<150^{\circ} \mathrm{C}$
All voltage measurements with respect to GND. IXD_502 configured as described in Test Conditions.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High input voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$ | 3.5 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low input voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$ |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | -5 |  | $\mathrm{V}_{\text {cc }}+0.3$ | V |
| $\mathrm{I}_{\text {IN }}$ | Input current | $\mathrm{OV} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{cc}}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OH }}$ | High output voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.05$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low output voltage |  |  |  | 0.05 | V |
| $\mathrm{R}_{\mathrm{OH}}$ | Output resistance <br> @ Output high | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  |  | 6 | $\Omega$ |
| RoL | Output resistance <br> @ Output Low | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ |  |  | 4 | $\Omega$ |
| $\mathrm{I}_{\mathrm{DC}}$ | Continuous output current |  |  |  | 0.3 | A |
| $\mathrm{t}_{\mathrm{R}}$ | Rise time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ Vcc=15V |  |  | 14 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ Vcc=15V |  |  | 12 | ns |
| $\mathrm{t}_{\text {ONDLY }}$ | On-time propagation delay | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ Vcc=15V |  |  | 40 | ns |
| $\mathrm{t}_{\text {offaly }}$ | Off-time propagation delay | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ Vcc $=15 \mathrm{~V}$ |  |  | 35 | ns |
| $\mathrm{V}_{\text {cc }}$ | Power supply voltage |  | 4.5 | 15 | 22 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Power supply current | $V_{\text {IN }}=3.5 \mathrm{~V}$ $V_{\text {IN }}=0 \mathrm{~V}$ $V_{\text {IN }}=+V_{\text {ce }}\left(4.5 \mathrm{~V} \leq \mathrm{V}_{\text {cis }} \leq 18 \mathrm{~V}\right)$ |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline 3 \\ 10 \end{gathered}$ | mA |
|  |  | $\mathrm{V}_{\text {IN }}=+\mathrm{V}_{\mathrm{CC}},\left(4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 18 \mathrm{~V}\right)$ |  |  |  | $\mu \mathrm{A}$ |

## Notes:

1. Operating the device beyond the parameters listed as "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
2. The device is not intended to be operated outside of the Operating Ratings.
3. Electrical Characteristics provided are associated with the stated Test Conditions.
4. Typical values are presented in order to communicate how the device is expected to perform, but not necessarily to highlight any specific performance limits within which the device is guaranteed to function.

* The following notes are meant to define the conditions for the $\theta_{J-A^{\prime}}, \theta_{J-C}$ and $\theta_{J-S}$ values:

1) The $\theta_{J-A}(t y p)$ is defined as junction to ambient. The $\theta_{J-A}$ of the standard single die 8 -Lead PDIP and 8 -Lead SOIC are dominated by the resistance of the package, and the IXD_5XX are typical. The values for these packages are natural convection values with vertical boards and the values would be lower with forced convection. For the 6 -Lead DFN package, the $\theta_{j-A}$ value supposes the DFN package is soldered on a PCB. The $\theta_{J-A}(t y p)$ is $200^{\circ} \mathrm{C} / \mathrm{W}$ with no special provisions on the PCB, but because the center pad provides a low thermal resistance to the die, it is easy to reduce the $\theta_{J-A}$ by adding connected copper pads or traces on the PCB. These can reduce the $\theta_{J-A}(t y p)$ to $125^{\circ} \mathrm{C} / \mathrm{W}$ easily, and potentially even lower. The $\theta_{j-A}$ for DFN on PCB without heatsink or thermal management will vary significantly with size, construction, layout, materials, etc. This typical range tells the user what they are likely to get if no thermal management is done.
2) $\theta_{j-c}$ (max) is defined as juction to case, where case is the large pad on the back of the DFN package. The $\theta_{J-C}$ values are generally not published for the PDIP and SOIC packages. The $\theta_{j-c}$ for the DFN packages are important to show the low thermal resistance from junction to the die attach pad on the back of the DFN, -- and a guardband has been added to be safe.
3) The $\theta_{J-S}(t y p)$ is defined as junction to heatsink, where the DFN package is soldered to a thermal substrate that is mounted on a heatsink. The value must be typical because there are a variety of thermal substrates. This value was calculated based on easily available IMS in the U.S. or Europe, and not a premium Japanese IMS. A 4 mil dialectric with a thermal conductivity of $2.2 \mathrm{~W} / \mathrm{mC}$ was assumed. The result was given as typical, and indicates what a user would expect on a typical IMS substrate, and shows the potential low thermal resistance for the DFN package.

IXDR502 / IXDS502

## Pin Description

| PIN NUMBER | SYMBOL | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 1 | IN | Signal Input | Input signal-TTL or CMOS compatible. |
| 2 | Vcc | Supply Voltage | Positive power supply voltage input. This pin provides power to the <br> entire chip. The range for this voltage is from 4.5V to 25V. |
| 3 | OUT | Drive Output | Driver output. For application purposes, this pin is connected via a <br> resistor to the gate of a MOSFET or IGBT. |
| $4,5,6$ | GND | Ground | The drivers ground pins. Internally connected to all circuitry, these <br> pins provide ground reference for the entire device. These pins <br> should be connected to a low noise analog ground plane for <br> optimum performance. |

## CAUTION: Follow proper ESD procedures when handling and assembling this component.

## Pin Configuration



Figure 3 - Characteristics Test Diagram


IXYS reserves the right to change limits, test conditions, and dimensions.

## Typical Performance Characteristics

Fig. 4


Fig. $6 \quad$ Rise / Fall Time vs. Temperature


Fig. 8
Fall Time vs. Capacitive Load


Fig. 5


Fig. 7
Rise Time vs. Capacitive Load


Fig. 9 Input Threshold Levels vs. Supply Voltage


IXDR502 I IXDS502

Fig. 10 Input Threshold Levels vs. Temperature


Propagation Delay vs. Supply Voltage
Fig. 12 Falling Input, $\mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF}$


Fig. 14 Quiescent Current vs. Supply Voltage


Propagation Delay vs. Supply Voltage
Fig. 11
Rising Input, $\mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF}$


Propagation Delay vs. Temperature
Fig. 13
$V_{\text {SUPPLY }}=15 V_{\text {LOAD }}=1000 \mathrm{pF}$


Quiescent Current vs. Temperature
Fig. 15
$V_{\text {SUPPLY }}=15 \mathrm{~V}$


Fig. 16
Supply Current vs. Capacitive Load
$V_{\text {SUPPLY }}=5 \mathrm{~V}$


Supply Current vs. Capacitive Load
Fig. 18


Fig. 20
Supply Current vs. Capacitive Load


Fig. 17
Supply Current vs. Frequency
$V_{\text {SUPPLY }}=5 \mathrm{~V}$


Supply Current vs. Frequency
Fig. 19


Fig. 21 Supply Current vs. Frequency


Supply Current vs. Capacitive Load
Fig. 22
$V_{\text {SUPPLY }}=20 \mathrm{~V}$


Fig. 24 Output Source Current vs. Supply Voltage


Fig. 26
Output Source Current vs. Temperature


Supply Current vs. Frequency
Fig. 23


Fig. 25 Output Sink Current vs. Supply Voltage


Output Sink Current vs. Temperature
Fig. 27
$V_{\text {SUPPLY }}=15 \mathrm{~V}$


Fig. 28
High State Output Resistance vs. Supply Voltage


Fig. 29 Low State Output Resistance vs. Supply Voltage


## Supply Bypassing, Grounding Practices And Output Lead Inductance

When designing a circuit to drive a high speed MOSFET utilizing the IXD_502, it is very important to observe certain design criteria in order to optimize performance of the driver. Particular attention needs to be paid to Supply Bypassing, Grounding, and minimizing the Output Lead Inductance.

Say, for example, we are using the IXD_502 to charge a 1500pF capacitive load from 0 to 25 volts in 25ns.

Using the formula: $I=\Delta V C / \Delta t$, where $\Delta V=25 V C=1500 p F$ \& $\Delta \mathrm{t}=25 \mathrm{~ns}$, we can determine that to charge 1500 pF to 25 volts in 25 ns will take a constant current of 1.5 A . (In reality, the charging current won't be constant, and will peak somewhere around $2 A)$.

## SUPPLY BYPASSING

In order for our design to turn the load on properly, the IXD_502 must be able to draw this 1.5A of current from the power supply in the 25 ns . This means that there must be very low impedance between the driver and the power supply. The most common method of achieving this low impedance is to bypass the power supply at the driver with a capacitance value that is an order of magnitude larger than the load capacitance. Usually, this would be achieved by placing two different types of bypassing capacitors, with complementary impedance curves, very close to the driver itself. (These capacitors should be carefully selected and should have low inductance, low resistance and high-pulse current-service ratings). Lead lengths may radiate at high frequency due to inductance, so care should be taken to keep the lengths of the leads between these bypass capacitors and the IXD_502 to an absolute minimum.

## GROUNDING

In order for the design to turn the load off properly, the IXD_502 must be able to drain this 1.5 A of current into an adequate grounding system. There are three paths for returning current that need to be considered: Path \#1 is between the IXD_502 and its load. Path \#2 is between the IXD_502 and its power supply. Path \#3 is between the IXD_502 and whatever logic is driving it. All three of these paths should be as low in resistance and inductance as possible, and thus as short as practical. In addition, every effort should be made to keep these three ground paths distinctly separate. Otherwise, the returning ground current from the load may develop a voltage that would have a detrimental effect on the logic line driving the IXD_502.

## OUTPUT LEAD INDUCTANCE

Of equal importance to Supply Bypassing and Grounding are issues related to the Output Lead Inductance. Every effort should be made to keep the leads between the driver and its load as short and wide as possible. If the driver must be placed farther than 2" ( 5 mm ) from the load, then the output leads should be treated as transmission lines. In this case, a twisted-pair should be considered, and the return line of each twisted pair should be placed as close as possible to the ground pin of the driver, and connected directly to the ground terminal of the load.


IXYS Corporation
3540 Bassett St; Santa Clara, CA 95054
Tel: 408-982-0700; Fax: 408-496-0670
e-mail: sales@ixys.net
www.ixys.com

IXYS Semiconductor GmbH
Edisonstrasse15 ; D-68623; Lampertheim
Tel: +49-6206-503-0; Fax: +49-6206-503627
e-mail: marcom@ixys.de


[^0]:    * United States Patent 6,917,227

