

VN770P

QUAD SMART POWER SOLID STATE RELAY FOR COMPLETE H BRIDGE CONFIGURATIONS

TYPE	R _{DS(on)} *	I _{OUT}	V _{CC}
VN770P	0.270 Ω	9 A	26 V
* Total resistan	ce of one side in	bridge configurati	on

- IDEALASA LOW VOLTAGE BRIDGE
- LINEAR CURRENT LIMITATION
 VERY LOW STAND-BY POWER DISSIPATION
- SHORT CIRCUIT PROTECTED
- STATUS FLAG DIAGNOSTICS
- OPEN DRAIN DIAGNOSTICS OUTPUT
- INTEGRATED CLAMPING CIRCUITS
- UNDER-VOLTAGE PROTECTION
- ESD PROTECTION


DESCRIPTION

The VN770P is a device formed by three monolithic chips housed in a standard SO28 package: a double high side and two low side switches. Both the double high side and low side switches are made using STMicroelectronics VIPower technology. This device is suitable to drive a DC motor in a bridge configuration as well as to be used as a quad switch for any low voltage application. The dual high side switches have built-in thermal shut-down to protect the chip from over temperature and short circuit, status output to provide indication for open load in off and on state, overtemperature conditions and stuck-on to V_{CC}. The low side switches are two OMNIFET types (fully autoprotected Power MOSFET in VIPower[™] technology). They have built-in thermal shut-down, linear current limitation and overvoltage clamping. Fault feedback for thermal intervention can be detected by monitoring the voltage at the input pin.

DUAL HIGH-SIDE SWITCH

From the falling edge of the input signal, the status output, initially low to signal a fault condition (overtemperature or open load on-state), will go back to a high state with a different delay in case of overtemperature (tpovl) and in case of open open load (tpol) respectively. This feature allows to discriminate the nature of the detected fault. To protect the device against

September 1998



short circuit and over current condition, the thermal protection turns the integrated Power MOS off at a minimum junction temperature of 140 °C. When this temperature returns to 125 °C the switch is automatically turned on again. In short circuit the protection reacts with virtually no delay, the sensor (one for each channel) being located inside each of the two Power MOS areas. This positioning allows the device to operate with one channel in automatic thermal cycling and the other one on a normal load. An internal function of the devices ensures the fast demagnetization of inductive loads with a typical voltage (V_{demag}) of -18V. This function allows to greatly reduces the power dissipation according to the formula:

$$\label{eq:Pdem} \begin{split} P_{dem} = 0.5 \bullet \mbox{Load} \bullet (\mbox{I}_{load})^2 \bullet [(\mbox{Vcc+Vdemag})/\mbox{Vdemag}] \bullet f \\ where f = switching frequency and \end{split}$$


V_{demag} = demagnetization voltage.

In this device if the GND pin is disconnected, with V_{CC} not exceeding 16V, both channel will switch off.

LOW-SIDE SWITCHES

During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user's standpoint is that a small DC current (l_{iss}) flows into the Input pin in order to supply the internal circuitry.

BLOCK DIAGRAM



2/11

CONNECTION DIAGRAM

DRAIN 3] 28 DRAIN 3
INPUT 3	2 [27 SOURCE 3
DRAIN 3	3 [26 SOURCE 3
N.C.	4 C	25 DRAIN 3
V _{cc}	5 [24 V _{cc}
GND	б	23 SOURCE 1
INPUT 1	7 [22 SOURCE 1
DIAGNOSTIC	8 [21 SOURCE 2
INPUT 2	۹C	20 SOURCE 2
V _{cc}	10 [19 V _{cc}
N.C.	11 E	18 DRAIN 4
DRAIN 4	12 [17 SOURCE 4
INPUT 4	13 [16 SOURCE 4
DRAIN 4	14 [15 DRAIN 4
	PC12030	J

PIN FUNCTION

No	NAME	FUNCTION
1, 3, 25, 28	DRAIN 3	Drain of Switch 3 (low-side switch)
2	INPUT 3	Input of Switch 3 (low-side switch)
4, 11	N.C.	Not Connected
5, 10, 19, 24	Vcc	Drain of Switches 1and 2 (high-side switches) and Power Supply Voltage
6	GND	Ground of Switches 1 and 2 (high-side switches)
7	INPUT 1	Input of Switch 1 (high-side switch)
8	DIAGNOSTIC	Diagnostic of Switches 1 and 2 (high-side switches)
9	INPUT 2	Input of Switch 2 (high-side switch)
12, 14, 15, 18	DRAIN 4	Drain of Switch 4 (low-side switch)
13	INPUT 4	Input of Switch 4 (low-side switch)
16, 17	SOURCE 4	Source of Switch 4 (low-side switch)
20, 21	SOURCE 2	Source of Switch 2 (high-side switch)
22, 23	SOURCE 1	Source of Switch 1 (high-side switch)
26, 27	SOURCE 3	Source of Switch 3 (low-side switch)

PROTECTION CIRCUITS

DUAL HIGH SIDE SWITCH

The simplest way to protect the device against a continuous reverse battery voltage (-26V) is to insert a a small resistor between pin 2 (GND) and ground. The suggested resistance value is about 150Ω . In any case the maximum voltage drop on this resistor should not overcome 0.5V.

If there is no need for the control unit to handle external analog signals referred to the power GND, the best approach is to connect the reference potential of the control unit to the device ground (see application circuit in fig. 3), which becomes the common signal GND for the whole control board avoiding shift of V_{ih} , V_{il} and V_{stat} .

LOW SIDE SWITCHES

The devices integrate:

- OVERVOLTAGE CLAMP PROTECTION: internally set at 42V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.

- OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 150°C. The device is automatically restarted when the chip temperature falls below 135°C.
- STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of $100 \ \Omega$. The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.

Additional features of these devices are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in R_{DS(on)}).

		INPUT 1	INPUT 2	SOURCE 1	SOURCE 2	DIAGNOSTIC
Normal Operation		L	L	L	L	Н
		Н	Н	Н	н	Н
		L	Н	L	Н	Н
		Н	L	Н	L	Н
Under-voltage		Х	Х	L	L	Н
Thermal Shutdown	Channel 1	Н	Х	L	Х	L
	Channel 2	Х	Н	Х	L	L
Open Load	Channel 1	Н	Х	Н	Х	L
		L	L	L	L	L
	Channel 2	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
		L	L	L	L	L
Output Shorted to V _{CC}	Channel 1	Н	Х	Н	Х	L
		L	L	Н	L	L
	Channel 2	Х	Н	X	Н	L
		L	L	L	н	L

TRUTH TABLE (for Dual high-side switch only)

NOTE: The low-side switches have the fault feedback which can be detected by monitoring the voltage at the input pins. L = Logic LOW, H = Logic HIGH, X = Don't care

ABSOLUTE MAXIMUM RATING (-40 $^{o}C < T_{j} < 150 \ ^{o}C)$

HIGH SIDE SWITCH

Symbol	Parameter	Value	Unit
V _{(BR)DSS}	Drain-Source Breakdown Voltage	40	V
lout	Output Current (cont.)	9	A
IR	Reverse Output Current	-9	A
lin	Input Current	±10	mA
-Vcc	Reverse Supply Voltage	-4	V
ISTAT	Status Current	±10	mA
Vesd	Electrostatic Discharge (C = 100 pF, R = 1.5 K Ω)	2000	V
P _{tot}	Power Dissipation at $T_c = 25$ °C	Internally Limited	W
Tj	Junction Operating Temperature	-40 to 150	°C
T _{stg}	Storage Temperature	-55 to 150	°C

LOW SIDE SWITCH

Symbol	Parameter	Value	Unit
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	Internally Clamped	V
VIN	Input Voltage	18	V
Ι _D	Drain Current	Internally Limited	А
I _R	Reverse DC Output Current	-14	А
Vesd	Electrostatic Discharge (C = 100 pF, R =1.5 K Ω)	2000	V
Ptot	Total Dissipation at $T_c = 25$ °C	Internally Limited	W
Tj	Operating Junction Temperature	Internally Limited	°C
T _{stg}	Storage Temperature	-55 to 150	°C

THERMAL DATA

Γ	R _{thj-case}	Thermal	Resistance	Junction-case (High-side switch)	Мах	20	°C/W
	R _{thj-case}	Thermal	Resistance	Junction-case (Low-side switch)	Max	20	°C/W
	R _{thj-amb}	Thermal	Resistance	Junction-ambient	Max	60	°C/W

ELECTRICAL CHARACTERISTICS FOR DUAL HIGH SIDE SWITCH

(8 < V_{CC} < 16 V; -40 \leq T_{j} \leq 125 ^{o}C unless otherwise specified) POWER

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Supply Voltage		6	13	26	V
ln(*)	Nominal Current	$T_{c} = 85 \ ^{o}C \ \ V_{DS(on)} \leq 0.5 \ \ V_{CC} = 13 \ V$	1.6		2.6	А
Ron	On State Resistance	$I_{OUT} = I_n V_{CC} = 13 V T_j = 25 °C$	0.13		0.2	Ω
١ _s	Supply Current	Off State $T_j = 25 \text{ °C} \text{ V}_{CC} = 13 \text{ V}$		35	100	μΑ
V _{DS(MAX)}	Maximum Voltage Drop	$I_{OUT} = 7.5 \text{ A}$ $T_j = 85 \ ^{\circ}\text{C}$ $V_{CC} = 13$ V	1.44		2.3	V

57

5/11

ELECTRICAL CHARACTERISTICS FOR DUAL HIGH SIDE SWITCH (continued)

	Output to GND internal Impedance	$T_j = 25 \ ^{\circ}C$	5	10	20	KΩ
SWITCHIN	G					

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} (^)	Turn-on Delay Time Of Output Current	$R_{out} = 5.4 \Omega$	5	25	200	μs
t _r (^)	Rise Time Of Output Current	$R_{out} = 5.4 \Omega$	10	50	180	μs
t _{d(off)} (^)	Turn-off Delay Time Of Output Current	$R_{out} = 5.4 \ \Omega$	10	75	250	μs
t _f (^)	Fall Time Of Output Current	$R_{out} = 5.4 \Omega$	10	35	180	μs
(di/dt) _{on}	Turn-on Current Slope	R _{out} = 5.4 Ω	0.003		0.1	A/μs
(di/dt) _{off}	Turn-off Current Slope	R _{out} = 5.4 Ω	0.005		0.1	A/μs

LOGIC INPUT

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VIL	Input Low Level Voltage				1.5	V
Vih	Input High Level Voltage		3.5		(•)	V
VI(hyst.)	Input Hysteresis Voltage		0.2	0.9	1.5	V
l _{in}	Input Current	$V_{IN} = 5 V T_j = 25 °C$		30	100	μA
VICL	Input Clamp Voltage	I _{IN} = 10 mA I _{IN} = -10 mA	5	6 -0.7	7	V V

PROTECTION AND DIAGNOSTICS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vstat	Status Voltage Output Low	I _{STAT} = 1.6 mA			0.4	V
Vusd	Under Voltage Shut Down		3.5	4.5	6	V
V _{SCL}	Status Clamp Voltage	$I_{STAT} = 10 \text{ mA}$ $I_{STAT} = -10 \text{ mA}$	5	6 -0.7	7	V V
T _{TSD}	Thermal Shut-down Temperature		140	160	180	°C
TSD(hyst.)	Thermal Shut-down Hysteresis				50	°C
T _R	Reset Temperature		125			°C
Vol	Open Voltage Level	Off-State (note 2)	2.5	4	5	V

ELECTRICAL CHARACTERISTICS FOR DUAL HIGH SIDE SWITCH (continued)

PROTECTION AND DIAGNOSTICS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{OL}	Open Load Current Level	On-State	5		180	mA
t _{povl}	Status Delay	(note 3)		5	10	μs
t _{pol}	Status Delay	(note 3)	50	500	2500	μs

(*) In= Nominal current according to ISO definition for high side automotive switch (see note 1)

(^) See switching time waveform

() The V_{IH} is internally clamped at 6V about. It is possible to connect this pin to an higher voltage via an external resistor calculated to not exceed 10 mA at the input pin.

note 1: The Nominal Current is the current at $T_c = 85$ °C for battery voltage of 13V which produces a voltage drop of 0.5 V note 2: $I_{OL(off)} = (V_{CC} - V_{OL})/R_{OL}$

note 3: t_{povl} t_{pol}: ISO definition

ELECTRICAL CHARACTERISTICS FOR LOW SIDE SWITCHES

 $(T_{case} = 25 \ ^{\circ}C \text{ unless otherwise specified})$ OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{CLAMP}	Drain-source Clamp Voltage	$I_D = 7 A V_{in} = 0$	36	42	48	V
V _{CLTH}	Drain-source Clamp Threshold Voltage	$I_D = 2 \text{ mA}$ $V_{in} = 0$	35			V
VINCL	Input-Source Reverse Clamp Voltage	I _{in} = -1 mA	-1		-0.3	V
IDSS	Zero Input Voltage Drain Current (V _{in} = 0)				50 200	μΑ μΑ
liss	Supply Current from Input Pin	$V_{DS} = 0 V V_{in} = 10 V$		250	500	μΑ

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{IN(th)}	Input Threshold Voltage	$V_{DS} = V_{in}$ $I_D + I_in = 1 \text{ mA}$	0.8		3	V
R _{DS(on)}	Static Drain-source On Resistance	$V_{in} = 10 V$ $I_D = 7 A$ $V_{in} = 5 V$ $I_D = 7 A$			0.07 0.1	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
--------	-----------	-----------------	------	------	------	------



ELECTRICAL CHARACTERISTICS FOR LOW SIDE SWITCHES (continued)

Coss Output Capacitance V _{DS} = 13 V f = 1 MHz V _{in} = 0 400 500 p	g _{fs} (*)	Forward Transconductance	V _{DS} = 13 V	I _D = 7 A		8	10		S
	Coss	Output Capacitance	V _{DS} = 13 V	f = 1 MHz	$V_{in} = 0$		400	500	рF

SWITCHING (**)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	$V_{DD} = 15 V$ $I_d = 7A$		60	120	ns
tr	Rise Time	$V_{gen} = 10 V$ $R_{gen} = 10 \Omega$		160	300	ns
t _{d(off)}	Turn-off Delay Time	(see figure 3)		250	400	ns
t _f	Fall Time			100	200	ns
t _{d(on)}	Turn-on Delay Time	V _{DD} = 15 V I _d = 7 A		300	500	ns
tr	Rise Time	$V_{gen} = 10 V$ $R_{gen} = 1000 \Omega$		1.5	2.2	μs
t _{d(off)}	Turn-off Delay Time	(see figure 3)		5.5	7.5	μs
t _f	Fall Time			1.8	2.5	μs
(di/dt) _{on}	Turn-on Current Slope	$V_{DD} = 15 V I_D = 7A$		120		A/μs
		$V_{in} = 10 V$ $R_{gen} = 10 \Omega$				
Qi	Total Input Charge	$V_{DD} = 12 \text{ V}$ $I_D = 7 \text{ A}$ $V_{in} = 10 \text{ V}$		30		nC


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{SD} (*)	Forward On Voltage	$I_{SD} = 10 A V_{in} = 0$			1.6	V
t _{rr} (**)	Reverse Recovery Time	$I_{SD} = 7 A$ di/dt = 100 A/µs V _{DD} = 30 V T _i = 25 °C		110		ns
Q _{rr} (**)	Reverse Recovery Charge	(see test circuit, figure 5)		0.34		μC
I _{RRM} (**)	Reverse Recovery Current			6.1		А

PROTECTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T _{jsh} (**)	Overtemperature Shutdown		150			°C
T _{jrs} (**)	Overtemperature Reset		135			°C
I _{gf} (**)	Fault Sink Current			50 20		mA mA
l _{lim}	Drain Current Limit		10 10	14 14	20 20	A A
t _{dlim} (**)	Step Response Current Limit	V _{in} = 10 V V _{in} = 5 V		30 80	60 150	μs μs


TYPICAL APPLICATION DIAGRAM





		50-28 N		AL DATA		
DIM.		mm			inch	
2	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			2.65			0.104
a1	0.10		0.30	0.004		0.012
b	0.35		0.49	0.013		0.019
b1	0.23		0.32	0.009		0.012
С		0.50			0.020	
c1			45	(typ.)		
D	17.7		18.1	0.697		0.713
E	10.00		10.65	0.393		0.419
е		1.27			0.050	
e3		16.51			0.650	
F	7.40		7.60	0.291		0.299
L	0.40		1.27	0.016		0.050
S			8 (r	nax.)		





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.



11/11