40MHz Non-Inverting Quad CMOS Driver

The EL7457 is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 40MHz and features 2A peak drive capability and a nominal on-resistance of just 3Ω. The EL7457 is ideal for driving highly capacitive loads, such as storage and vertical clocks in CCD applications. It is also well suited to ATE pin driving, level-shifting, and clock-driving applications.

The EL7457 is capable of running from single or dual power supplies while using ground referenced inputs. Each output can be switched to either the high (V_H) or low (V_L) supply pins, depending on the related input pin. The inputs are compatible with both 3V and 5V CMOS and TTL logic. The output enable (OE) pin can be used to put the outputs into a high-impedance state. This is especially useful in CCD applications, where the driver should be disabled during power down.

The EL7457 also features very fast rise and fall times which are matched to within 1ns. The propagation delay is also matched between rising and falling edges to within 2ns.

The EL7457 is available in 16-pin QSOP, 16-pin SO (0.150"), and 16-pin QFN packages. All are specified for operation over the full -40°C to +85°C temperature range.

Features

- Clocking speeds up to 40MHz
- 4 channels
- 12ns t_R/t_F at 1000pF C_{LOAD}
- 1ns rise and fall time match
- 1.5ns prop delay match
- Low quiescent current - <1mA
- Fast output enable function - 12ns
- Wide output voltage range
- $8V \geq V_L \geq -5V$
- $-2V \leq V_H \leq 16.5V$
- 2A peak drive
- 3Ω on resistance
- Input level shifters
- TTL/CMOS input-compatible
- Pb-free available (RoHS compliant)

Applications

- CCD drivers
- Digital cameras
- Pin drivers
- Clock/line drivers
- Ultrasound transducer drivers
- Ultrasonic and RF generators
- Level shifting

Pinouts

**EL7457
[16-PIN SO (0.150"),
QSOP (0.150")]
TOP VIEW**

1	INA	VS+	16
2	OE	OUTA	15
3	INB	OUTB	14
4	VL	NC	13
5	GND	VH	12
6	NC	OUTC	11
7	INC	OUTD	10
8	IND	VS-	9

**EL7457
[16-PIN QFN (4x4mm)]
TOP VIEW**

THERMAL PAD*

INB 1, VL 2, VL 3, GND 4
OUTB 12, VH 11, VH 10, OUTC 9
Top: OE 16, INA 15, VS+ 14, OUTA 13
Bottom: INC 5, IND 6, VS- 7, OUTD 8

* THERMAL PAD CONNECTED
TO PIN 7 (V_S-)

Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #	PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL7457CU	16-Pin QSOP (0.150")	-	MDP0040	EL7457CSZ (See Note)	16-Pin SO (0.150") (Pb-Free)	-	MDP0027
EL7457CU-T7	16-Pin QSOP (0.150")	7"	MDP0040	EL7457CSZ-T7 (See Note)	16-Pin SO (0.150") (Pb-Free)	7"	MDP0027
EL7457CU-T13	16-Pin QSOP (0.150")	13"	MDP0040	EL7457CSZ-T13 (See Note)	16-Pin SO (0.150") (Pb-Free)	13"	MDP0027
EL7457CUZ (See Note)	16-Pin QSOP (0.150") (Pb-Free)	-	MDP0040	EL7457CL	16-Pin QFN (4x4mm)	-	MDP0046
EL7457CUZ-T7 (See Note)	16-Pin QSOP (0.150") (Pb-Free)	7"	MDP0040	EL7457CL-T7	16-Pin QFN (4x4mm)	7"	MDP0046
EL7457CUZ-T13 (See Note)	16-Pin QSOP (0.150") (Pb-Free)	13"	MDP0040	EL7457CL-T13	16-Pin QFN (4x4mm)	13"	MDP0046
EL7457CS	16-Pin SO (0.150")	-	MDP0027	EL7457CLZ (See Note)	16-Pin QFN (4x4mm) (Pb-Free)	-	MDP0046
EL7457CS-T7	16-Pin SO (0.150")	7"	MDP0027	EL7457CLZ-T7 (See Note)	16-Pin QFN (4x4mm) (Pb-Free)	7"	MDP0046
EL7457CS-T13	16-Pin SO (0.150")	13"	MDP0027	EL7457CLZ-T13 (See Note)	16-Pin QFN (4x4mm) (Pb-Free)	13"	MDP0046

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.

Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage (V_S+ to V_S-) . . . . +18V
Input Voltage . . . . V_S- -0.3V, V_S+ +0.3V
Continuous Output Current 100mA
Storage Temperature Range . . . .-65°C to +150°C

Ambient Operating Temperature . . . .-40°C to +85°C
Maximum Die Temperature . . . . +125°C
Power Dissipation . . . . See Curves

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications V_S+ = +5V, V_S- = -5V, V_H = +5V, V_L = -5V, T_A = 25°C, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT						
V_{IH}	Logic "1" Input Voltage		2.0			V
I_{IH}	Logic "1" Input Current	V_{IH} = 5V		0.1	10	µA
V_{IL}	Logic "0" Input Voltage				0.8	V
I_{IL}	Logic "0" Input Current	V_{IL} = 0V		0.1	10	µA
C_{IN}	Input Capacitance			3.5		pF
R_{IN}	Input Resistance			50		MΩ
OUTPUT						
R_{OH}	ON Resistance V_H to OUTx	I_{OUT} = -100mA		4.5	6	Ω
R_{OL}	ON Resistance V_L to OUTx	I_{OUT} = +100mA		4	6	Ω
I_{LEAK}	Output Leakage Current	$V_H = V_S$+, $V_L = V_S$-		0.1	10	µA
I_{PK}	Peak Output Current	Source		2.0		A
		Sink		2.0		A
POWER SUPPLY						
I_S	Power Supply Current	Inputs = V_S+		0.5	1.5	mA
SWITCHING CHARACTERISTICS						
t_R	Rise Time	C_L = 1000pF		13.5		ns
t_F	Fall Time	C_L = 1000pF		13		ns
$t_{RF\Delta}$	t_R, t_F Mismatch	C_L = 1000pF		0.5		ns
t_D+	Turn-Off Delay Time	C_L = 1000pF		12.5		ns
t_D-	Turn-On Delay Time	C_L = 1000pF		14.5		ns
t_{DD}	t_{D-1} - t_{D-2} Mismatch	C_L = 1000pF		2		ns
t_{ENABLE}	Enable Delay Time			12		ns
$t_{DISABLE}$	Disable Delay Time			12		ns

Electrical Specifications V_S+ = +15V, V_S- = 0V, V_H = +15V, V_L = 0V, T_A = 25°C, unless otherwise specified

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT						
V_{IH}	Logic "1" Input Voltage		2.4			V
I_{IH}	Logic "1" Input Current	V_{IH} = 5V		0.1	10	µA
V_{IL}	Logic "0" Input Voltage				0.8	V
I_{IL}	Logic "0" Input Current	V_{IL} = 0V		0.1	10	µA
C_{IN}	Input Capacitance			3.5		pF
R_{IN}	Input Resistance			50		MΩ
OUTPUT						
R_{OH}	ON Resistance V_H to OUT	I_{OUT} = -100mA		3.5	5	Ω
R_{OL}	ON Resistance V_L to OUT	I_{OUT} = +100mA		3	5	Ω
I_{LEAK}	Output Leakage Current	V_H = V_S+, V_L = V_S-		0.1	10	µA
I_{PK}	Peak Output Current	Source		2.0		A
		Sink		2.0		A
POWER SUPPLY						
I_S	Power Supply Current	Inputs = V_S+		0.8	2	mA
SWITCHING CHARACTERISTICS						
t_R	Rise Time	C_L = 1000pF		11		ns
t_F	Fall Time	C_L = 1000pF		12		ns
$t_{RF\Delta}$	t_R, t_F Mismatch	C_L = 1000pF		1		ns
t_D+	Turn-Off Delay Time	C_L = 1000pF		11.5		ns
t_D-	Turn-On Delay Time	C_L = 1000pF		13		ns
t_{DD}	t_{D-1} - t_{D-2} Mismatch	C_L = 1000pF		1.5		ns
t_{ENABLE}	Enable Delay Time			12		ns
$t_{DISABLE}$	Disable Delay Time			12		ns

## *Typical Performance Curves*

FIGURE 1. SWITCH THRESHOLD vs SUPPLY VOLTAGE

FIGURE 2. QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 3. "ON" RESISTANCE vs SUPPLY VOLTAGE

FIGURE 4. RISE/FALL TIME vs SUPPLY VOLTAGE

FIGURE 5. RISE/FALL TIME vs TEMPERATURE

FIGURE 6. PROPAGATION DELAY vs SUPPLY VOLTAGE

intersil

Typical Performance Curves (Continued)

FIGURE 7. PROPAGATION DELAY vs TEMPERATURE

FIGURE 8. RISE/FALL TIME vs LOAD

FIGURE 9. SUPPLY CURRENT PER CHANNEL vs
CAPACITIVE LOAD

FIGURE 10. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE

FIGURE 11. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE

TABLE 1. NOMINAL OPERATING VOLTAGE RANGE

PIN	MIN	MAX
V_S+ to V_S-	5V	16.5V
V_S- to GND	-5V	0V
V_H	$V_S- + 2.5V$	V_S+
V_L	V_S-	V_S+
V_H to V_L	0V	16.5V
V_L to V_S-	0V	8V

Timing Diagram

Standard Test Configuration (CS/CU)

intersil

Pin Descriptions

16-PIN QSOP(0.150"), SO (0.150")	16-PIN QFN (4x4mm)	NAME	FUNCTION	EQUIVALENT CIRCUIT
1	15	INA	Input channel A	CIRCUIT 1
2	16	OE	Output Enable	(Reference Circuit 1)
3	1	INB	Input channel B	(Reference Circuit 1)
4	2, 3	VL	Low voltage input pin	
5	4	GND	Input logic ground	
6, 13		NC	No connection	
7	5	INC	Input channel C	(Reference Circuit 1)
8	6	IND	Input channel D	(Reference Circuit 1)
9	7	VS-	Negative supply voltage	
10	8	OUTD	Output channel D	CIRCUIT 2
11	9	OUTC	Output channel C	(Reference Circuit 2)
12	10, 11	VH	High voltage input pin	
14	12	OUTB	Output channel B	(Reference Circuit 2)
15	13	OUTA	Output channel A	(Reference Circuit 2)
16	14	VS+	Positive supply voltage	

intersil

Block Diagram

Applications Information

Product Description

The EL7457 is a high performance 40MHz high speed quad driver. Each channel of the EL7457 consists of a single P-channel high side driver and a single N-channel low side driver. These 3Ω devices will pull the output (OUT_X) to either the high or low voltage, on V_H and V_L respectively, depending on the input logic signal (IN_X). It should be noted that there is only one set of high and low voltage pins.

A common output enable (OE) pin is available on the EL7457. This pin, when pulled low will put all outputs in to the high impedance state.

The EL7457 is available in 16-pin SO (0.150"), 16-pin QSOP, and ultra-small 16-pin QFN packages. The relevant package should be chosen depending on the calculated power dissipation.

Supply Voltage Range and Input Compatibility

The EL7457 is designed for operation on supplies from 5V to 15V with 10% tolerance (i.e. 4.5V to 18V). The table on page 6 shows the specifications for the relationship between the V_S+, V_S-, V_H, V_L, and GND pins. The EL7457 does not contain a true analog switch and therefore V_L should always be less than V_H.

All input pins are compatible with both 3V and 5V CMOS signals With a positive supply (V_S+) of 5V, the EL7457 is also compatible with TTL inputs.

Power Supply Bypassing

When using the EL7457, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7457 necessitate the use of a bypass capacitor on both the positive and negative supplies. It is recommended that a 4.7µF tantalum capacitor be used in parallel with a 0.1µF low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the V_H and V_L pins have some level of bypassing, especially if the EL7457 is driving highly capacitive loads.

Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL7457 drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below T_{JMAX} (125°C). It is necessary to calculate the power dissipation for a given application prior to selecting package type.

Power dissipation may be calculated:

$$PD = (V_S \times I_S) + \sum_{1}^{4}(C_{INT} \times V_S^2 \times f) + (C_L \times V_{OUT}^2 \times f)$$

where:

V_S is the total power supply to the EL7457 (from V_S+ to V_S-)

V_{OUT} is the swing on the output (V_H - V_L)

C_L is the load capacitance

C_{INT} is the internal load capacitance (80pF max)

I_S is the quiescent supply current (3mA max)

f is frequency

Having obtained the application's power dissipation, the maximum junction temperature can be calculated:

$$T_{JMAX} = T_{MAX} + \Theta_{JA} \times PD$$

where:

T_{JMAX} is the maximum junction temperature (125°C)

T_{MAX} is the maximum ambient operating temperature

PD is the power dissipation calculated above

θ_{JA} is the thermal resistance, junction to ambient, of the application (package + PCB combination). Refer to the Package Power Dissipation curves on page 6.

intersil

QSOP Package Outline Drawing

DETAIL X

See Detail "X"

DIMENSION TABLE				
Symbol	QSOP16	QSOP24	QSOP28	Tolerance
A	0.068	0.068	0.068	MAX.
A1	0.006	0.006	0.006	+/− 0.002
A2	0.056	0.056	0.056	+/− 0.004
D $^{(1)(3)}$	0.193	0.341	0.390	+/− 0.004
E	0.236	0.236	0.236	+/− 0.008
E1 $^{(2)(3)}$	0.154	0.154	0.154	+/− 0.004
L	0.025	0.025	0.025	+/− 0.009
L1	0.041	0.041	0.041	Basic
b	0.010	0.010	0.010	+/− 0.002
c	0.008	0.008	0.008	+/− 0.001
e	0.025	0.025	0.025	Basic
N	16	24	28	Reference

Drawing #: MDP0040	PACKAGE OUTLINE DRAWING
Rev: E	QSOP − 0.150" NARROW BODY PACKAGE
Date: 3/19/01	
Units: Inches	
JEDEC Reg: MO−137	

élantec
HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS Semiconductor, Inc.

Notes:
(1) Plastic or metal protrusions of 0.006" maximum per side are not included.
(2) Plastic interlead protrusions of 0.010" maximum per side are not included.
(3) Dimensions "D" and "E1" are measured at Datum Plane "H".
(4) Dimensioning and tolerancing per ASME Y14.5M−1994.

FN7288.3
January 3, 2005

SO Package Outline Drawing

Symbol	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	Tolerance
A	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX.
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	+/- 0.003
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	+/- 0.002
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	+/- 0.003
c	0.009	0.009	0.009	0.011	0.011	0.011	0.011	+/- 0.001
D (1)(3)	0.193	0.341	0.390	0.406	0.504	0.606	0.704	+/- 0.004
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	+/- 0.008
E1 (2)(3)	0.154	0.154	0.154	0.295	0.295	0.295	0.295	+/- 0.004
e	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	+/- 0.009
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference
N	8	14	16	16	20	24	28	Reference

Drawing #: MDP0027
Rev: L
Date: 2/15/01
Units: Inches
JEDEC Reg: MS-012/013

PACKAGE OUTLINE DRAWING
SMALL OUTLINE (SO) PACKAGE FAMILY

élantec Semiconductor, Inc.
HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS

Notes:
(1) Plastic or metal protrusions of 0.006" maximum per side are not included.
(2) Plastic interlead protrusions of 0.010" maximum per side are not included.
(3) Dimensions "D" and "E1" are measured at Datum Plane "H".
(4) Dimensioning and tolerancing per ASME Y14.5M-1994.

QFN Package Outline Drawing

DIMENSION TABLE: 32 – 44 LEAD VARIATIONS

Symbol	QFN44	QFN38	QFN32	QFN32	Tolerance
A	0.90	0.90	0.90	0.90	±0.10
A1	0.02	0.02	0.02	0.02	+0.03/−0.02
D	7.00	5.00	8.00	5.00	Basic
D2 ⑧	5.10	3.80	5.80	5.60/2.48	Reference
E	7.00	7.00	8.00	6.00	Basic
E2 ⑧	5.10	5.80	5.80	4.60/3.40	Reference
L	0.55	0.40	0.53	0.50	±0.05
b	0.25	0.25	0.23	0.22	±0.02
c	0.20	0.20	0.20	0.20	Reference
e	0.50	0.50	0.80	0.50	Basic
N ④	44	38	32	32	Reference
ND ⑤	11	7	8	7	Reference
NE ⑥	11	12	8	9	Reference

DIMENSION TABLE: 16 – 28 LEAD VARIATIONS

Symbol	QFN28	QFN24	QFN20	QFN16	Tolerance
A	0.90	0.90	0.90	0.90	±0.10
A1	0.02	0.02	0.02	0.02	+0.03/−0.02
D	4.00	4.00	4.00	4.00	Basic
D2 ⑧	2.65	2.80	2.70	2.40	Reference
E	5.00	5.00	4.00	4.00	Basic
E2 ⑧	3.65	3.80	2.70	2.40	Reference
L	0.40	0.40	0.40	0.60	±0.05
b	0.25	0.25	0.25	0.33	±0.02
c	0.20	0.20	0.20	0.20	Reference
e	0.50	0.50	0.50	0.65	Basic
N ④	28	24	20	16	Reference
ND ⑤	6	5	5	4	Reference
NE ⑧	8	7	5	4	Reference

TOP VIEW

BOTTOM VIEW

SIDE VIEW

DETAIL X

Drawing #: MDP0046
Rev: 9
Date: 5/17/04
Units: mm
JEDEC Reg: MO−220

PACKAGE OUTLINE DRAWING
QFN (QUAD FLAT NO−LEAD) PACKAGE FAMILY
(Formerly Known as LPP)

intersil
SOLUTIONS IN SILICON

Notes:
1 Dimensioning and tolerancing per ASME Y14.5M−1994.
② Tiebar view shown is a non−functional feature.
③ Bottom−side pin #1 I.D. is a diepad chamfer as shown.
④ N is the total number of terminals on the device.
⑤ ND is the number of terminals on the "D" side of the package (or X−direction).
⑥ NE is the number of terminals on the "E" side of the package (or Y−direction). NE = (N/2)−ND.
⑦ Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
⑧ If two values are listed, multiple exposed pad options are available. Refer to device−specific datasheet.

NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at <http://www.intersil.com/design/packages/index.asp>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

For information regarding Intersil Corporation and its products, see www.intersil.com