ISL55110, ISL55111

intersil

Data Sheet

March 17, 2011

FN6228.4

Dual, High Speed MOSFET Driver

The ISL55110 and ISL55111 are dual high speed MOSFET drivers intended for applications requiring accurate pulse generation and buffering. Target applications include Ultrasound, CCD Imaging, Automotive Piezoelectric distance sensing and clock generation circuits.

With a wide output voltage range and low ON-resistance, these devices can drive a variety of resistive and capacitive loads with fast rise and fall times, allowing high speed operation with low skew, as required in large CCD array imaging applications.


The ISL55110 and ISL55111 are compatible with 3.3V and 5V logic families and incorporate tightly controlled input thresholds to minimize the effect of input rise time on output pulse width. The ISL55110 has a pair of in-phase drivers while the ISL55111 has two drivers operating in antiphase.

The ISL55110 has a power-down mode for low power consumption during equipment standby times, making it ideal for portable products.

The ISL55110 and ISL55111 are available in 16 Ld Exposed pad QFN packaging and 8 Ld TSSOP. Both devices are specified for operation over the full -40°C to +85°C temperature range.

Functional Block Diagram

ISL55110 AND ISL55111 DUAL DRIVER



*HIZ AVAILABLE IN QFN PACKAGE ONLY *ISL55111 IN-B IS INVERTING

1

Features

- 5V to 12V Pulse Magnitude
- High Current Drive 3.5A
- 6ns Minimum Pulse Width
- 1.5ns Rise and Fall Times, 100pF Load
- Low Skew
- 3.3V and 5V Logic Compatible
- In-Phase and Anti-Phase Outputs
- Small QFN and TSSOP Packaging
- Low Quiescent Current
- Pb-Free (RoHS Compliant)

Applications

- Ultrasound MOSFET Driver
- CCD Array Horizontal Driver
- Automotive Piezo Driver Applications
- Clock Driver Circuits


Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL55110IRZ	55 110IRZ	-40 to +85	16 Ld QFN	L16.4x4A
ISL55110IVZ	55110 IVZ	-40 to +85	8 Ld TSSOP	M8.173
ISL55111IRZ	55 111IRZ	-40 to +85	16 Ld QFN	L16.4x4A
ISL55111IVZ	55111 IVZ	-40 to +85	8 Ld TSSOP	M8.173

NOTES:

- 1. Add "-T*" suffix for tape and reel. Please refer to <u>TB347</u> for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL55110</u>, <u>ISL55111</u>. For more information on MSL please see techbrief TB363.

Pinouts



ISL55110

(8 LD TSSOP)


TOP VIEW

8 OB


7 GND

6 VH

5 OA







Pin Descriptions

VDD 1

PD 2 IN-B 3

IN-A 4

16 Ld QFN	8 Ld TSSOP	PIN	FUNCTION
1	1	VDD	Logic Power.
10	6	VH	Driver High Rail Supply.
11	7	GND	Ground, Return for Both VH Rail and VDD Logic Supply.
3	2	PD	Power-Down. Active Logic High Places Part in Power-Down Mode.
2	-	ENABLE	QFN Packages Only. Provides High Speed Logic HIZ Control of Driver Outputs while Leaving Device Logic Power On.
5	4	IN-A	Logic Level Input that Drives OA to VH Rail or Ground. Not Inverted.
4	3	IN-B, INB	Logic Level Input that Drives OB to VH Rail or Ground. Not Inverted on ISL55110, Inverted on ISL55111.
9	5	OA	Driver Output Related to IN-A.
12	8	OB	Driver Output Related to IN-B.
6 through 8, 13 through 16	-	NC	No Connect.

Absolute Maximum Ratings (T_A = +25°C)

VH+ to GND. 14.0V VDD to GND 6.5V VIN_A, VIN_V, PDN, ENABLE. (GND - 0.5V) to (VDD + 0.5V) OA, OB. (GND - 0.5) to (VH + 0.5V) Maximum Peak Output Current (300mA)
ESD Rating Human Body Model3kV

Thermal Information

Thermal Resistance	θ _{JA} (°C/W)	θ _{JC} (°C/W)
16 Ld (4x4) QFN Package (Notes 5, 6)	45	3.0
8 Ld TSSOP Package (Notes 4, 7)	140	46
Maximum Junction Temperature (Plastic F	Package)	+150°C
Maximum Storage Temperature Range	65	°C to +150°C
Pb-free reflow profile		ee link below
http://www.intersil.com/pbfree/Pb-FreeR	Reflow.asp	

Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

NOTES:

- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 6. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 7. For θ_{JC} , the "case temp" location is taken at the package top center.

Recommended Operating Conditions

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
V _H	Driver Supply Voltage		5	12	13.2	V
V _{DD}	Logic Supply Voltage		2.7		5.5	V
T _A	Ambient Temperature		-40		+85	°C
TJ	Junction Temperature				+150	°C

DC Electrical Specifications $V_H = +12V$, $V_{DD} = 2.7V$ to 5.5V, $T_A = +25^{\circ}C$, unless otherwise specified.

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	UNITS		
LOGIC CHARACTE	OGIC CHARACTERISTICS							
VIX_LH	Logic Input Threshold - Low to High	I _{IH} = 1µA: VIN_A, VIN_B	1.32	1.42	1.52	V		
VIX_HL	Logic Input Threshold - High to Low	I _{IL} = 1µA: VIN_A, VIN_B	1.12	1.22	1.32	V		
VHYS	Logic Input Hysteresis	VIN_A,VIN_B		0.2		V		
VIH	Logic Input High Threshold	PDN	2.0		VDD	V		
VIL	Logic Input Low Threshold	PDN	0		0.8	V		
VIH	Logic Input High Threshold	ENABLE - QFN only	2.0		VDD	V		
VIL	Logic Input Low Threshold	ENABLE - QFN only	0		0.8	V		
IIX_H	Input Current Logic High	VIN_A,VIN_B = VDD		10	20	nA		
IIX_L	Input Current Logic Low	VIN_A, VIN_B = 0V		10	20	nA		
II_H	Input Current Logic High	PDN = VDD		10	20	nA		
II_L	Input Current Logic Low	PDN = 0V		10	15	nA		
II_H	Input Current Logic High	ENABLE = VDD (QFN only)			12	mA		
II_L	Input Current Logic Low	ENABLE = 0V (QFN only)	-25			nA		

DC Electrical Specifications $V_H = +12V$, $V_{DD} = 2.7V$ to 5.5V, $T_A = +25^{\circ}C$, unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	UNITS
DRIVER CHARACT	ERISTICS					
r _{DS}	Driver Output Resistance	OA, OB		3	6	Ω
I _{DC}	Driver Output DC Current (>2s)			100		mA
I _{AC}	Peak Output Current	Design Intent verified via simulation.		3.5		А
VOH to VOL	Driver Output Swing Range	VH voltage to Ground	3		13.2	V
SUPPLY CURRENT	S		• • •		-!!	
I _{DD}	Logic Supply Quiescent Current	PDN = Low		4.0	6.0	mA
IDD-PDN	Logic Supply Power-Down Current	PDN = High			12	μA
IH	Driver Supply Quiescent Current	PDN = Low, No resistive load D _{OUT}			15	μA
IH_PDN	Driver Supply Power-Down Current	PDN = High			1	μA

AC Electrical Specifications $V_H = +12V$, $V_{DD} = +3.6$, $T_A = +25^{\circ}C$, unless otherwise specified.

DESCRIPTION	TEST CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	UNITS
ACTERISTICS					
Driver Rise Time	OA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V		1.2		ns
Driver Fall Time	OA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V		1.4		ns
Driver Rise Time	OA, OB CL = 1nF 10% to 90%, VOH-VOL = 12V		6.2		ns
Driver Fall Time	OA, OB CL = 1nF 10% to 90%, VOH-VOL = 12V		6.9		ns
Input to Output Propagation Delay	Figure 2, Load 100pF/1k		10.9		ns
Input to Output Propagation Delay			10.7		ns
Input to Output Propagation Delay	Figure 2, Load 330pF		12.8		ns
Input to Output Propagation Delay			12.5		ns
Input to Output Propagation Delay	Figure 2, Load 680pF		14.5		ns
Input to Output Propagation Delay			14.1		ns
Channel-to-Channel tpdR Spread with Same Loads Both Channels	Figure 2, All Loads		<0.5		ns
Channel-to-Channel tpdF Spread with Same Loads Both Channels.	Figure 2, All Loads		<0.5		ns
Maximum Operating Frequency		70			MHz
Minimum Pulse Width		6			ns
Power-down to Power-on Time			650		ns
Power-on to Power-down Time			40		ns
ENABLE to ENABLE Time (HIZ Off)			40		ns
ENABLE to ENABLE TIme (HIZ On)			40		ns
	ACTERISTICS Driver Rise Time Driver Fall Time Driver Rise Time Driver Rise Time Driver Rise Time Driver Rise Time Input to Output Propagation Delay Channel-to-Channel tpdR Spread with Same Loads Both Channels Channel-to-Channel tpdF Spread with Same Loads Both Channels. Maximum Operating Frequency Minimum Pulse Width Power-down to Power-on Time Power-on to Power-down Time ENABLE to ENABLE Time (HIZ Off)	ACTERISTICS Driver Rise Time OA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V Driver Fall Time OA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V Driver Rise Time OA, OB CL = 1nF 10% to 90%, VOH-VOL = 12V Driver Fall Time OA, OB CL = 1nF 10% to 90%, VOH-VOL = 12V Input to Output Propagation Delay Figure 2, Load 100pF/1k Input to Output Propagation Delay Figure 2, Load 330pF Input to Output Propagation Delay Figure 2, Load 680pF Input to Output Propagation Delay Figure 2, Load 680pF Input to Output Propagation Delay Figure 2, All Loads Channel-to-Channel tpdR Spread with Same Loads Both Channels Figure 2, All Loads Channel-to-Channel tpdF Spread with Same Loads Both Channels. Figure 2, All Loads Maximum Operating Frequency Minimum Pulse Width Power-on to Power-on Time Power-on to Power-down Time Power-on to Power-down Time ENABLE to ENABLE Time (HIZ Off)	DESCRIPTION TEST CONDITIONS (Note 8) ACTERISTICS Driver Rise Time OA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V Driver Fall Time OA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V Driver Rise Time OA, OB CL = 1nF 10% to 90%, VOH-VOL = 12V Driver Fall Time OA, OB CL = 1nF 10% to 90%, VOH-VOL = 12V Input to Output Propagation Delay Figure 2, Load 100pF/1k Input to Output Propagation Delay Figure 2, Load 330pF Input to Output Propagation Delay Figure 2, Load 680pF Input to Output Propagation Delay Figure 2, All Loads Input to Output Propagation Delay Figure 2, All Loads Channel-to-Channel tpdR Spread with Same Loads Both Channels Figure 2, All Loads Maximum Operating Frequency 70 Minimum Pulse Width 6 Power-on to Power-on Time Power-on to Power-on Time Power-on to Power-down Time ENABLE Time (HIZ Off)	DESCRIPTIONTEST CONDITIONS(Note 8)TYPCUTERISTICSDriver Rise TimeOA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V1.2Driver Fall TimeOA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V1.4Driver Fall TimeOA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V6.2Driver Rise TimeOA, OB CL = 1nF 10% to 90%, VOH-VOL = 12V6.9Driver Fall TimeOA, OB CL = 1nF 10% to 90%, VOH-VOL = 12V6.9Input to Output Propagation DelayFigure 2, Load 100pF/1k 10.710.9Input to Output Propagation DelayFigure 2, Load 330pF12.8Input to Output Propagation DelayFigure 2, Load 680pF14.5Input to Output Propagation DelayFigure 2, All Loads<0.5	DESCRIPTIONTEST CONDITIONS(Note 8)TYP(Note 8)CITERISTICSDriver Rise TimeOA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V1.21.2Driver Fall TimeOA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V1.4Driver Fall TimeOA, OB: CL = 100pF/1k 10% to 90%, VOH - VOL = 12V6.2Driver Rise TimeOA, OB CL = 1nF 10% to 90%, VOH - VOL = 12V6.9Driver Fall TimeOA, OB CL = 1nF 10% to 90%, VOH - VOL = 12V6.9Input to Output Propagation DelayFigure 2, Load 100pF/1k10.9Input to Output Propagation DelayFigure 2, Load 330pF12.8Input to Output Propagation DelayFigure 2, Load 680pF14.5Input to Output Propagation DelayFigure 2, Load 680pF14.1Input to Output Propagation DelayFigure 2, All Loads<0.5

NOTE:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.






FIGURE 1. TEST CIRCUIT RISE (t_R)/FALL(t_F) THRESHOLDS



t_{SKEW}R = tpdR CHN1 - tpdR CHN2

FIGURE 2. TEST CIRCUIT PROPAGATION TPD DELAY










FIGURE 4. DRIVER rON vs VH SINK RESISTANCE








6



intersil






FIGURE 10. I_H vs V_H @ 50MHz (NO LOAD)







FIGURE 11. IDD vs FREQUENCY (DUAL CHANNEL, NO LOAD)









7





intersil





intersi















inter_{sil}°














10 intersil

Typical Performance Curves Discussion

ron

The r_{ON} Source is tested by placing the device in Constant Drive High Condition and connecting -50mA constant current source to the Driver Output. The Voltage Drop is measured from VH to Driver Output for r_{ON} calculations.

The r_{ON} Sink is tested by placing the device in Constant Driver Low Condition and connecting a +50mA constant current source. The Voltage Drop from Driver Out to Ground is measured for r_{ON} Calculations.

Dynamic Tests

All dynamic tests are conducted with ISL55110, ISL55111 Evaluation Board(s) (ISL55110_11EVAL2Z). Driver Loads are soldered to the Evaluation board. Measurements are collected with P6245 Active FET Probes and TDS5104 Oscilloscope. Pulse Stimulus is provided by HP8131 pulse generator.

The ISL55110, ISL55111 Evaluation Boards provide Test Point Fields for leadless connection to either an Active FET Probe or Differential probe. TP-IN fields are used for monitoring pulse input stimulus. TP-OA/B monitor Driver Output waveforms. C₆ and C₇ are the usual placement for Driver loads. R₃ and R₄ are not populated and are provided for User-Specified, more complex load characterization.

Pin Skew

Pin Skew measurements are based on the difference in propagation delay of the two channels. Measurements are made on each channel from the 50% point on the stimulus point to the 50% point on the driver output. The difference in the propagation delay for Channel A and Channel B is considered to be Skew.

Both Rising Propagation Delay and Falling Propagation Delay are measured and report as tSkewR and tSkewF.

50MHz Tests

50MHz Tests reported as No Load actually include Evaluation board parasitics and a single TEK 6545 FET probe. However no driver load components are installed and C_6 through C_9 and R_3 through R_6 are not populated.

General

The Most dynamic measurements are presented in three ways:

- 1. Over-temperature with a $V_{\mbox{DD}}$ of 3.6V and $V_{\mbox{H}}$ of 12.0V.
- 2. At ambient with V_{H} set to 12V and V_{DD} data points of 2.5V, 3.5V, 4.5V and 5.50V.
- 3. The ambient tests are repeated with $\rm V_{DD}$ of 3.3V and $\rm V_{H}$ data points of 3V, 6V, 9V and 12V.




FIGURE 33. ISL55110/11EVAL2Z EVALUATION BOARD

Detailed Description

The ISL55110, ISL55111 are Dual High Speed MOSFET Drivers intended for applications requiring accurate pulse generation and buffering. Target applications include Ultrasound, CCD Imaging, Automotive Piezoelectric distance sensing and clock generation circuits.

With a wide output voltage range and low ON-resistance, these devices can drive a variety of resistive and capacitive loads with fast rise and fall times, allowing high speed operation with low skew as required in large CCD array imaging applications.

The ISL55110 and ISL55111 are compatible with 3.3V and 5V logic families and incorporate tightly controlled input thresholds to minimize the effect of input rise time on output pulse width. The ISL55110 has a pair of in-phase drivers while the ISL55111 has two drivers operating in antiphase. Both inputs of the device have independent inputs to allow external time phasing if required.

In addition to power MOSFET drivers, the ISL55110, ISL55111 is well suited for other applications such as bus, control signal, and clock drivers on large memory of microprocessor boards, where the load capacitance is large and low propagation delays are required. Other potential applications include peripheral power drivers and chargepump voltage inverters.

Input Stage

The input stage is a high impedance input with rise/fall hysteresis. This means that the inputs will be directly compatible with both TTL and lower voltage logic over the entire VDD range. The user should treat the inputs as high speed pins and keep rise and fall times to <2ns.

Output Stage

The ISL55110, ISL55111 output is a high-power CMOS driver, swinging between ground and VH. At V_H = 12V, the output impedance of the inverter is typically 3.0Ω . The high peak current capability of the ISL55110, ISL55111 enables it to drive a 330pF load to 12V with a rise time of <3.0ns over the full temperature range. The output swing of the ISL55110, ISL55111 comes within < 30mV of the V_H and Ground rails.

Application Notes

Although the ISL55110, ISL55111 is simply a dual level-shifting driver, there are several areas to which careful attention must be paid.

Grounding

Since the input and the high current output current paths both include the ground pin, it is very important to minimize any common impedance in the ground return. Since the ISL55111 has one inverting input, any common impedance will generate negative feedback, and may degrade the delay times and rise and fall times. Use a ground plane if possible or use separate ground returns for the input and output circuits. To minimize any common inductance in the ground return, separate the input and output circuit ground returns as close to the ISL55110, ISL55111 as possible.

Bypassing

The rapid charging and discharging of the load capacitance requires very high current spikes from the power supplies. A parallel combination of capacitors which have a low impedance over a wide frequency range should be used. A 4.7μ F tantalum capacitor in parallel with a low inductance 0.1μ F capacitor is usually sufficient bypassing.

Output Damping

Ringing is a common problem in any circuit with very fast rise or fall times. Such ringing will be aggravated by long inductive lines with capacitive loads. Techniques to reduce ringing include:

- 1. Reduce inductance by making printed circuit board traces as short as possible.
- 2. Reduce inductance by using a ground plane or by closely coupling the output lines to their return paths.
- 3. Use small damping resistor in series with the output of the ISL55110, ISL55111. Although this reduces ringing, it will also slightly increase the rise and fall times.
- 4. Use good bypassing techniques to prevent supply voltage ringing.

Power Dissipation Calculation

The Power dissipation equation has three components: Quiescent Power Dissipation, Power dissipation due to Internal Parasitics and Power Dissipation because of the Load Capacitor.

Power dissipation due to internal parasitics is usually the most difficult to accurately quantitize. This is primarily due to Crow-Bar current which is a product of both the high and low drivers conducting effectively at the same time during driver transitions. Design goals always target the minimum time for this condition to exist. Given that how often this occurs is a product of frequency, Crowbar effects can be characterized as internal capacitance.

Lab tests are conducted with Driver Outputs disconnected from any load. With design verification packaging, bond wires are removed to aid in the characterization process. Based on laboratory tests and simulation correlation of those results, Equation 1 defines the ISL55110, ISL55111 Power Dissipation per channel:

$$P = VDD \times 3.3e-3 + 10pF \times VDD^{2} \times f + 135pF \times VH^{2} \times f + CL \times VH^{2} \times f$$
 (Watts/Channel) (EQ. 1)

1. Where:

3.3mA is the quiescent Current from the VDD. This forms a small portion of the total calculation. When figuring two

channel power consumption, only include this current once.

- 2. 10pF is the approximate parasitic Capacitor (Inverters, etc.), which the $V_{\mbox{\scriptsize DD}}$ drives
- 3. 135pF is the approximate parasitic at the D_{OUT} and its Buffers. This includes the effect of the Crow-bar Current.
- 4. C₁ is the Load capacitor being driven

Power Dissipation Discussion

Specifying continuous pulse rates, driver loads and driver level amplitudes are key in determining power supply requirements, as well as dissipation/cooling necessities. Driver Output patterns also impact these needs. The faster the pin activity, the greater the need to supply current and remove heat.

As detailed in the "Power Dissipation Calculation" on page 12, Power Dissipation of the device is calculated by taking the DC current of the V_{DD} (logic) and V_H Current (Driver rail) times the respective voltages and adding the product of both calculations. The average DC current measurements of I_{DD} and IH should be done while running the device with the planned V_{DD} and V_H levels and driving the required pulse activity of both channels at the desired operating frequency and driver loads.

Therefore, the user must address power dissipation relative to the planned operating conditions. Even with a device mounted per Notes 4 or 5 under Thermal Information, given the high speed pulse rate and amplitude capability of the ISL55110, ISL55111, it is possible to exceed the +150°C "absolute-maximum junction temperature". Therefore, it is important to calculate the maximum junction temperature for the application to determine if operating conditions need to be modified for the device to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 2:

$$P_{DMAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}}$$
(EQ. 2)

where:

- T_{JMAX} = Maximum junction temperature
- T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- P_{DMAX} = Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads. Power also depends on number of channels changing state and frequency of operation. The extent of continuous active pulse generation will greatly effect dissipation requirements.

The user should evaluate various heat sink/cooling options in order to control the ambient temperature part of the equation. This is especially true if the user's applications require continuous, high speed operation. A review of the θ_{JA} ratings of the TSSOP and QFN package clearly show the QFN package to have better thermal characteristics.

The reader is cautioned against assuming a calculated level of thermal performance in actual applications. A careful inspection of conditions in your application should be conducted. Great care must be taken to ensure Die Temperature does not exceed +150°C Absolute Maximum Thermal Limits.

Important Note: The ISL55110, ISL55111 QFN package metal plane is used for heat sinking of the device. It is electrically connected to the negative supply potential ground.

Power Supply Sequencing

Apply V_{DD} , then V_H .

Power Up Considerations

Digital Inputs should never be open. Do not apply slow analog ramps to the inputs. Again, place decoupling as close to the package as possible for both V_{DD} and especially V_{H} .

Special Loading

With most applications, the user will usually have a special load requirement. Please contact Intersil for Evaluation Boards or to request a device characterization to your requirements in our lab.


All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com



Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)







FOR EVEN TERMINAL/SIDE

L16.4x4A

16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220-VGGD-10)

	MILLIMETERS			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.80	0.90	1.00	-
A1	-	-	0.05	-
A2	-	-	1.00	9
A3		0.20 REF		9
b	0.18	0.25	0.30	5, 8
D		4.00 BSC		-
D1		3.75 BSC		9
D2	2.30	2.40	2.55	7, 8
E		-		
E1	3.75 BSC		9	
E2	2.30	2.40	2.55	7, 8
е		0.50 BSC		-
k	0.25	-	-	-
L	0.30	0.40	0.50	8
L1	-	-	0.15	10
Ν		16		2
Nd	4		3	
Ne		4		3
Р	-	-	0.60	9
θ	-	-	12	9
				Rev. 2 3/0


NOTES:


- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- 9. Features and dimensions A2, A3, D1, E1, P & 0 are present when Anvil singulation method is used and not present for saw singulation.
- Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.


Package Outline Drawing

M8.173


8 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 2, 01/10














NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 3. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.15 per side.
- 4. Dimensions are measured at datum plane H.
- 5. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 6. Dimension on lead width does not include dambar protrusion. Allowable protrusion shall be 0.08 mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 7. Conforms to JEDEC MO-153, variation AC. Issue E