PRELIMINARY DATA SHEET



MOS INTEGRATED CIRCUIT

µPD44646092A-A, 44646182A-A, 44646362A-A, 44646093A-A, 44646183A-A, 44646363A-A

72M-BIT DDR II+ SRAM 2.0 & 2.5 CLOCK CYCLES READ LATENCY 2-WORD BURST OPERATION

Description

The μ PD44646092A-A and μ PD44646093A-A are 8,388,608-word by 9-bit, the μ PD44646182A-A and μ PD44646183A-A are 4,194,304-word by 18-bit and the μ PD44646362A-A and μ PD44646363A-A are 2,097,152-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

The μ PD44646xx2A-A is for 2.0 clock cycles and the μ PD44646xx3A-A is for 2.5 clock cycles read latency. The μ PD44646092A-A, μ PD44646093A-A, μ PD44646182A-A, μ PD44646183A-A, μ PD44646362A-A and μ PD44646363A-A integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

These products are packaged in 165-pin PLASTIC BGA.

Features

- Core (V_{DD}) = 1.8 ± 0.1 V power supply I/O (V_{DD}Q) = 1.5 ± 0.1 V power supply
- 165-pin PLASTIC BGA (15 x 17)
- HSTL interface
- DLL/PLL circuitry for wide output data valid window and future frequency scaling
- Pipelined double data rate operation
- Common data input/output bus
- Two-tick burst for low DDR transaction size
- Two input clocks (K and K#) for precise DDR timing at clock rising edges only
- Two Echo clocks (CQ and CQ#)
- Data Valid pin (QVLD) supported
- Read latency : 2.0 & 2.5 clock cycles (Not selectable by user)
- Internally self-timed write control
- Clock-stop capability. Normal operation is restored in 20 μ s after clock is resumed.
- User programmable impedance output (35 to 70 $\Omega)$
- Fast clock cycle time : 2.5 ns (400 MHz) for 2.0 clock cycles read latency,

2.0 ns (500 MHz) for 2.5 clock cycles read latency

- Simple control logic for easy depth expansion
- JTAG 1149.1 compatible test access port
- On-Die Termination (ODT) for better signal quality (Selectable ON/OFF by user)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Ordering Information

2.0 Clock Cycles Read Latency

Part number	Cycle	Clock	Organization	Core Supply	I/O	Package
	Time	Frequency	(word x bit)	Voltage	Interface	
	ns	MHz		V		
μPD44646092AF5-E25-FQ1-A ^{Note}	2.5	400	8M x 9-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44646092AF5-E30-FQ1-A	3.0	333				BGA (15 x 17)
μPD44646092AF5-E33-FQ1-A	3.3	300				Lead-free
μPD44646182AF5-E25-FQ1-A ^{Note}	2.5	400	4M x 18-bit			
μPD44646182AF5-E30-FQ1-A	3.0	333				
μPD44646182AF5-E33-FQ1-A	3.3	300				
μPD44646362AF5-E25-FQ1-A ^{Note}	2.5	400	2M x 36-bit			
μPD44646362AF5-E30-FQ1-A	3.0	333				
μPD44646362AF5-E33-FQ1-A	3.3	300				

Note Please contact our sales.

2.5 Clock Cycles Read Latency

Part number	Cycle	Clock	Organization	Core Supply	I/O	Package
	Time	Frequency	(word x bit)	Voltage	Interface	
	ns	MHz		V		
μPD44646093AF5-E20-FQ1-A ^{Note}	2.0	500	8M x 9-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44646093AF5-E22-FQ1-A	2.2	450				BGA (15 x 17)
μPD44646093AF5-E25-FQ1-A	2.5	400				Lead-free
μPD44646093AF5-E30-FQ1-A	3.0	333				
μPD44646183AF5-E20-FQ1-A ^{Note}	2.0	500	4M x 18-bit			
μPD44646183AF5-E22-FQ1-A	2.2	450				
μPD44646183AF5-E25-FQ1-A	2.5	400				
μPD44646183AF5-E30-FQ1-A	3.0	333				
μPD44646363AF5-E20-FQ1-A ^{Note}	2.0	500	2M x 36-bit			
μPD44646363AF5-E22-FQ1-A	2.2	450				
μPD44646363AF5-E25-FQ1-A	2.5	400				
μPD44646363AF5-E30-FQ1-A	3.0	333				

Note Please contact our sales.

Feature Differences between DDR II and DDR II+

Features	DDR II	DDR II+	Note
Frequency (DLL/PLL ON)	200 MHz to 333 MHz	300 MHz to 500 MHz	
Organization	x9 / x18 / x36	x9 / x18 / x36	
Vdd	$1.8\pm0.1~V$	$1.8\pm0.1~V$	
VddQ	1.8 ± 0.1 V or 1.5 ± 0.1 V	$1.5\pm0.1~V$	
Read Latency	1.5 clock cycles	2.0 & 2.5 clock cycles	1
Write Latency	1.0 clock cycle	1.0 clock cycle	2
Input Clocks (K, K#)	Single Ended (K, K#)	Single Ended (K, K#)	
Output Clocks (C, C#)	Yes	No	
Echo Clock Number (CQ, CQ#)	1 Pair	1 Pair	3
Package	165-pin PLASTIC BGA (15 x 17)	165-pin PLASTIC BGA (15 x 17)	
Fixed Burst Address for DDR CIO; A0 for burst 2	Yes	No	4
QVLD	No	Yes	5
ODT	No	Yes	6

Notes 1. DDR II+ read latency is not user selectable. Offered as two different devices. 2.5 clock cycle is consortium standard, and 2.0 clock cycle is vendor option.

- 2. DDR II+ write latency is 1.0 clock cycle regardless of read latency.
- 3. Echo Clocks are single-ended outputs.
- 4. Linear burst is not supported at DDR II + CIO.
- 5. Edge aligned with Echo Clocks.
- 6. ODT ON/OFF is user selectable.

Pin Configurations

165-pin PLASTIC BGA (15 x 17)

(Top View) [µPD44646092A-A], [µPD44646093A-A]

8M x 9-bit

-	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	Α	Α	R, W#	NC	K#	NC/144M	LD#	Α	Α	CQ
в	NC	NC	NC	Α	NC/288M	к	BW0#	Α	NC	NC	DQ4
С	NC	NC	NC	Vss	Α	Α	Α	Vss	NC	NC	NC
D	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Е	NC	NC	DQ5	VDDQ	Vss	Vss	Vss	VddQ	NC	NC	DQ3
F	NC	NC	NC	VDDQ	Vdd	Vss	VDD	VddQ	NC	NC	NC
G	NC	NC	DQ6	VDDQ	Vdd	Vss	VDD	VddQ	NC	NC	NC
н	DLL#	VREF	VDDQ	VDDQ	Vdd	Vss	VDD	VddQ	VDDQ	Vref	ZQ
J	NC	NC	NC	VddQ	Vdd	Vss	VDD	VddQ	NC	DQ2	NC
κ	NC	NC	NC	VDDQ	Vdd	Vss	VDD	VddQ	NC	NC	NC
L	NC	DQ7	NC	VDDQ	Vss	Vss	Vss	VddQ	NC	NC	DQ1
м	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Ν	NC	NC	NC	Vss	Α	Α	Α	Vss	NC	NC	NC
Ρ	NC	NC	DQ8	Α	Α	QVLD	Α	Α	NC	NC	DQ0
R	TDO	тск	Α	Α	Α	ODT	Α	Α	Α	TMS	TDI

А	: Address inputs	TMS	: IEEE 1149.1 Test input
DQ0 to DQ8	: Data inputs / outputs	TDI	: IEEE 1149.1 Test input
LD#	: Synchronous load	ТСК	: IEEE 1149.1 Clock input
R, W#	: Read Write input	TDO	: IEEE 1149.1 Test output
BW0#	: Byte Write data select	VREF	: HSTL input reference input
K, K#	: Input clock	Vdd	: Power Supply
CQ, CQ#	: Echo clock	VddQ	: Power Supply
ZQ	: Output impedance matching	Vss	: Ground
DLL#	: DLL/PLL disable	NC	: No connection
QVLD	: Q Valid output	NC/xxM	: Expansion address for xxMb
ODT	: ODT Control Input		

Remarks 1. ** indicates active LOW signal.

- 2. Refer to Package Drawing for the index mark.
- 3. 7A and 5B are expansion addresses: 7A for 144Mb

: 7A and 5B for 288Mb

165-pin PLASTIC BGA (15 x 17) (Top View) [μΡD44646182A-A], [μΡD44646183A-A] 4M x 18-bit

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	Α	A	R, W#	BW1#	K#	NC/144M	LD#	Α	Α	CQ
в	NC	DQ9	NC	Α	NC/288M	к	BW0#	Α	NC	NC	DQ8
с	NC	NC	NC	Vss	Α	NC	Α	Vss	NC	DQ7	NC
D	NC	NC	DQ10	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Е	NC	NC	DQ11	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ6
F	NC	DQ12	NC	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ5
G	NC	NC	DQ13	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	NC
н	DLL#	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	Vdd	Vss	VDD	VDDQ	NC	DQ4	NC
κ	NC	NC	DQ14	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ3
L	NC	DQ15	NC	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
м	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	DQ1	NC
Ν	NC	NC	DQ16	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ17	Α	Α	QVLD	Α	Α	NC	NC	DQ0
R	TDO	тск	Α	Α	Α	ODT	Α	Α	Α	TMS	TDI

А	: Address inputs	TMS	: IEEE 1149.1 Test input
DQ0 to DQ17	: Data inputs / outputs	TDI	: IEEE 1149.1 Test input
LD#	: Synchronous load	тск	: IEEE 1149.1 Clock input
R, W#	: Read Write input	TDO	: IEEE 1149.1 Test output
BW0#, BW1#	: Byte Write data select	VREF	: HSTL input reference input
K, K#	: Input clock	Vdd	: Power Supply
CQ, CQ#	: Echo clock	VddQ	: Power Supply
ZQ	: Output impedance matching	Vss	: Ground
DLL#	: DLL/PLL disable	NC	: No connection
QVLD	: Q Valid output	NC/xxM	: Expansion address for xxMb
ODT	: ODT Control Input		

Remarks 1. ** indicates active LOW signal.

- 2. Refer to Package Drawing for the index mark.
- 3. 7A and 5B are expansion addresses: 7A for 144Mb

: 7A and 5B for 288Mb

165-pin PLASTIC BGA (15 x 17) (Top View) [μPD44646362A-A], [μPD44646363A-A] 2M x 36-bit

_	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	NC/144M	Α	R, W#	BW2#	K#	BW1#	LD#	Α	Α	CQ
в	NC	DQ27	DQ18	Α	BW3#	к	BW0#	Α	NC	NC	DQ8
с	NC	NC	DQ28	Vss	Α	NC	Α	Vss	NC	DQ17	DQ7
D	NC	DQ29	DQ19	Vss	Vss	Vss	Vss	Vss	NC	NC	DQ16
Е	NC	NC	DQ20	VDDQ	Vss	Vss	Vss	VDDQ	NC	DQ15	DQ6
F	NC	DQ30	DQ21	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ5
G	NC	DQ31	DQ22	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ14
н	DLL#	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	DQ32	VDDQ	VDD	Vss	VDD	VDDQ	NC	DQ13	DQ4
κ	NC	NC	DQ23	VDDQ	VDD	Vss	VDD	VDDQ	NC	DQ12	DQ3
L	NC	DQ33	DQ24	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
м	NC	NC	DQ34	Vss	Vss	Vss	Vss	Vss	NC	DQ11	DQ1
Ν	NC	DQ35	DQ25	Vss	Α	Α	Α	Vss	NC	NC	DQ10
Р	NC	NC	DQ26	Α	Α	QVLD	Α	Α	NC	DQ9	DQ0
R	TDO	тск	Α	Α	Α	ODT	Α	Α	Α	TMS	TDI

А	: Address inputs	TMS	: IEEE 1149.1 Test input
DQ0 to DQ35	: Data inputs / outputs	TDI	: IEEE 1149.1 Test input
LD#	: Synchronous load	TCK	: IEEE 1149.1 Clock input
R, W#	: Read Write input	TDO	: IEEE 1149.1 Test output
BW0# to BW3#	: Byte Write data select	Vref	: HSTL input reference input
K, K#	: Input clock	Vdd	: Power Supply
CQ, CQ#	: Echo clock	VddQ	: Power Supply
ZQ	: Output impedance matching	Vss	: Ground
DLL#	: DLL/PLL disable	NC	: No connection
QVLD	: Q Valid output	NC/xxM	: Expansion address for xxMb
ODT	: ODT Control Input		


Remarks 1. ** indicates active LOW signal.

- 2. Refer to Package Drawing for the index mark.
- **3.** 2A is expansion address for 144Mb.

Pin Identification

Symbol	Туре	Description
A	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. All transactions operate on a burst of two words (one clock period of bus activity). These inputs are ignored when device is deselected, i.e., NOP (LD# = HIGH).
DQ0 to DQxx	Input/Output	Synchronous Data IOs: Input data must meet setup and hold times around the rising edges of K and K#. Output data is synchronized to the respective K and K#. x9 device uses DQ0 to DQ8. x18 device uses DQ0 to DQ17. x36 device uses DQ0 to DQ35.
LD#	Input	Synchronous Load: This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data (one clock period of bus activity).
R, W#	Input	Synchronous Read/Write Input: When LD# is LOW, this input designates the access type (READ when R, W# is HIGH, WRITE when R, W# is LOW) for the loaded address. R, W# must meet the setup and hold times around the rising edge of K.
BWx#	Input	Synchronous Byte Writes: When LOW these inputs cause their respective byte to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and K# for each of the two rising edges comprising the WRITE cycle. See Pin Configurations for signal to data relationships. x9 device uses BW0#. x18 device uses BW0#, BW1#. x36 device uses BW0# to BW3#. See Byte Write Operation for relation between BWx# and DQxx.
К, К#	Input	Input Clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.
CQ, CQ#	Output	Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when DQ tristates. If K and K# are stopped in the single clock mode, CQ and CQ# will also stop.
ZQ	Input	Output Impedance Matching Input: This input is used to tune the device outputs to the system data bus impedance. DQ, CQ, CQ# and QVLD output impedance are set to 0.2 x RQ, where RQ is a resistor from this bump to ground. The output impedance can be minimized by directly connect ZQ to V _{DD} Q. This pin cannot be connected directly to GND or left unconnected. The output impedance is adjusted every 20 μ s upon power-up to account for drifts in supply voltage and temperature. After replacement for a resistor, the new output impedance is reset by implementing power-on sequence.
DLL#	Input	DLL/PLL Disable: When DLL# is LOW, the operation can be performed at a clock frequency slower than TKHKH (MAX.) without the DLL/PLL circuit being used. The AC/DC characteristics cannot be guaranteed. For normal operation, DLL# must be HIGH and it can be connected to $V_{DD}Q$ through a 10 k Ω or less resistor.
QVLD	Output	Q valid Output: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and CQ#.
ODT	Input	ODT Control Input: When the ODT control pin is HIGH, the ODT function is turned on at DQxx and BWx# pins. The ODT resistors are set to 0.6 x RQ, where RQ is a resistor from ZQ pin bump to ground. When the ODT Control pin is LOW or No Connect, the ODT function is turned off. The ODT ON/OFF is set at power-on sequence. The ODT can not change the state after power-on. To enable ODT function, ODT pin must be HIGH and it can be connected to VDDQ through a 10 k Ω or less resistor.
TMS TDI	Input	IEEE 1149.1 Test Inputs: 1.8 V I/O level. These balls may be left Not Connected if the JTAG function is not used in the circuit.
ТСК	Input	IEEE 1149.1 Clock Input: 1.8 V I/O level. This pin must be tied to Vss if the JTAG function is not used in the circuit.
TDO	Output	IEEE 1149.1 Test Output: 1.8 V I/O level. When providing any external voltage to TDO signal, it is recommended to pull up to VDD.
Vref	-	HSTL Input Reference Voltage: Nominally V _{DD} Q/2. Provides a reference voltage for the input buffers.
Vdd	Supply	Power Supply: 1.8 V nominal. See Recommended DC Operating Conditions and DC Characteristics for range.
VddQ	Supply	Power Supply: Isolated Output Buffer Supply. Nominally 1.5 V. See Recommended DC Operating Conditions and DC Characteristics for range.
Vss	Supply	Power Supply: Ground
NC	_	No Connect: These signals are not connected internally.

Block Diagram



Power-On Sequence in DDR II+ SRAM

DDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. The following timing charts show the recommended power-on sequence.

The following power-up supply voltage application is recommended: Vss, Vbd, VbdQ, VREF, then VIN. Vbd and VbdQ can be applied simultaneously, as long as VbdQ does not exceed Vbd by more than 0.5 V during power-up. The following power-down supply voltage removal sequence is recommended: VIN, VREF, VbdQ, Vbd, Vss. Vbd and VbdQ can be removed simultaneously, as long as VbdQ does not exceed Vbd by more than 0.5 V during power-down.

Power-On Sequence

Apply power and tie DLL# to HIGH.

- Apply VDD before VDDQ.
- Apply VDDQ before VREF or at the same time as VREF.
- Select ODT ON/OFF.


Provide stable clock for more than 20 μ s to lock the DLL/PLL.

DLL/PLL Constraints

The DLL/PLL uses K clock as its synchronizing input and the input should have low phase jitter which is specified as TKC var. The DLL/PLL can cover 190 MHz as the lowest frequency. If the input clock is unstable and the DLL/PLL is enabled, then the DLL/PLL may lock onto an undesired clock frequency.

ODT initialization

The ODT ON/OFF is set at power-on sequence. When the ODT Control pin is HIGH before applying stable clock, the ODT function is turn on. When the ODT Control pin is LOW or No Connect, the ODT function is off. The ODT can not change the state after power-on.



Power-On Waveforms

On-Die Termination (ODT)


On-Die Termination (ODT) is enabled by setting ODT control pin to HIGH at power-on sequence. The ODT resistors (RTT) are set to 0.6 x RQ, where RQ is a resistor from ZQ pin bump to ground. With ODT on, all the DQs and BW#s are terminated to VDDQ and Vss with a resistance RTT x 2. The command, address, and clock signals are not terminated. Figure below shows the equivalent circuit of a DQxx and BWx# receiver with ODT. ODT of DQs are dynamically switched off before a half cycle when READ commands starts and are designed to be off prior to the product driving the bus. ODT of BW#s are always on. Similarly, ODTs are designed to switch on after a half cycle when the product has issued the last piece of data.

When the ODT control pin is LOW or No Connect at power-on sequence, the ODT function is always off. When the ODT be changed the state after power-on, the AC/DC characteristics cannot be guaranteed.

Description	Symbol	MIN.	TYP.	MAX.	Units
On-Die termination	RTT	105	150	210	Ω
External matching resistor	RQ	175	250	350	Ω

On-Die Termination DC Parameters

Remark The allowable range of RQ to guarantee impedance matching a tolerance of ± 20 % is between 175 Ω and 350 Ω .



On- Die Termination-Equivalent Circuit

QDR[™] Consortium specification for ODT is defined when 6R is HIGH and vendor specification when 6R is LOW or Floating. NEC specification is "Disabled" with 6R LOW or Floating as follows.

ODT-option clarification

6R inp	t ODT function	on	Termination value		
	Consortium specification	NEC specification	Consortium specification	NEC specification	
HIGH	Active	Active	RTT = 0.6 x RQ	RTT = 0.6 x RQ	
LOW	Vendor specification	Disabled	Vendor specification	-	
Floating	Vendor specification	Disabled	Vendor specification	_	

Note In case of nominal value (RQ = 250 Ω), RTT = 150 Ω .

Truth Table

2.0 Clock Cycles Read Latency

[µPD44646092A-A], [µPD44646182A-A], [µPD44646362A-A]

Operation	CLK	LD#	R,W#		D	Ç			
WRITE cycle	$L\toH$	L	L	Data in					
Load address, input write data on					Input data	D _A (A+0)	D _A (A+1)		
consecutive K and K# rising edge					Input clock	K(t+1) ↑	K#(t+1) ↑		
READ cycle	$L\toH$	L	Н	Data out					
Load address, read data on					Output data	Q _A (A+0)	Q _A (A+1)		
consecutive K and K# rising edge					Output clock	K(t+2) ↑	K#(t+2) ↑		
NOP (No operation)	$L\toH$	Н	х	DQ = High-Z					
Clock stop	Stopped	Х	х	Previou	s state				

2.5 Clock Cycles Read Latency

[*µ*PD44646093A-A], [*µ*PD44646183A-A], [*µ*PD44646363A-A]

Operation	CLK	LD#	R,W#		D	Q				
WRITE cycle	$L\toH$	L	L	Data in						
Load address, input write data on					Input data	D _A (A+0)	D _A (A+1)			
consecutive K and K# rising edge					Input clock	K(t+1) ↑	K#(t+1) ↑			
READ cycle	$L\toH$	L	Н	Data out						
Load address, read data on					Output data	Q _A (A+0)	Q _A (A+1)			
consecutive K and K# rising edge					Output clock	K#(t+2) ↑	K(t+3) ↑			
NOP (No operation)	$L\toH$	Н	х	DQ = High-Z						
Clock stop	Stopped	Х	х	Previou	Previous state					

Remarks

Remarks listed below are for both products with 2.0 and 2.5 Clock Cycles Read Latency.

- **1.** H : HIGH, L : LOW, \times : don't care, \uparrow : rising edge.
- 2. Data inputs are registered at K and K# rising edges. Data outputs are delivered at K and K# rising edges.
- All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of K. All control inputs are registered during the rising edge of K.
- 4. This device contains circuitry that ensure the outputs to be in high impedance during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- 6. A+0 refers to the address input during a WRITE or READ cycle.A+1 refers to the next internal burst address in accordance with the burst sequence.
- **7.** It is recommended that K = K# when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.

Byte Write Operation

[µPD44646092A-A], [µPD44646093A-A]

Operation	К	K#	BW0#
Write DQ0 to DQ8	$L\toH$	_	0
	_	$L\toH$	0
Write nothing	$L\toH$	_	1
	_	$L\toH$	1

Remarks 1. H : HIGH, L : LOW, \rightarrow : rising edge.

2. Assumes a WRITE cycle was initiated. BW0# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

[*µ*PD44646182A-A], [*µ*PD44646183A-A]

Gen = 11010101011113, Gen = 1				
Operation	к	K#	BW0#	BW1#
Write DQ0 to DQ17	$L\toH$	_	0	0
	_	$L\toH$	0	0
Write DQ0 to DQ8	$L\toH$	_	0	1
	_	$L\toH$	0	1
Write DQ9 to DQ17	$L\toH$	_	1	0
	_	$L\toH$	1	0
Write nothing	$L\toH$	_	1	1
	_	$L\toH$	1	1

Remarks 1. H : HIGH, L : LOW, \rightarrow : rising edge.

 Assumes a WRITE cycle was initiated. BW0# and BW1# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.


Operation	К	K#	BW0#	BW1#	BW2#	BW3#
Write DQ0 to DQ35	$L\toH$	-	0	0	0	0
	_	$L\toH$	0	0	0	0
Write DQ0 to DQ8	$L\toH$	_	0	1	1	1
	$\begin{array}{c c} - & L \rightarrow H \\ \hline L \rightarrow H & - \end{array}$	0	1	1	1	
Write DQ9 to DQ17	$L\toH$	-	1	0	1	1
	_	$L\toH$	1	0	1	1
Write DQ18 to DQ26	$L\toH$	-	1	1	0	1
	-	$L\toH$	1	1	0	1
Write DQ27 to DQ35	$L\toH$	_	1	1	1	0
	-	$L\toH$	1	1	1	0
Write nothing	$L\toH$	_	1	1	1	1
	_	$L\toH$	1	1	1	1

[*µ*PD44646362A-A], [*µ*PD44646363A-A]

Remarks 1. H : HIGH, L : LOW, \rightarrow : rising edge.

 Assumes a WRITE cycle was initiated. BW0# to BW3# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Bus Cycle State Diagram



Remarks 1. Bus cycle is terminated after burst count = 2.

2. State machine control timing sequence is controlled by K.

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	Vdd		–0.5 to +2.5	V
Output supply voltage	VddQ		–0.5 to VDD	V
Input voltage	VIN		–0.5 to Vdd + 0.5 (2.5 V MAX.)	V
Input / Output voltage	Vi/o		–0.5 to VddQ + 0.5 (2.5 V MAX.)	V
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	Tstg		–55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions (T_A = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	Vdd		1.7	1.8	1.9	V	
Output supply voltage	VddQ		1.4	1.5	1.6	V	1
Input HIGH voltage	VIH (DC)		Vref + 0.1		VDDQ + 0.3	V	1, 2
Input LOW voltage	VIL (DC)		-0.3		Vref – 0.1	V	1, 2
Clock input voltage	VIN		-0.3		VDDQ + 0.3	V	1, 2
Reference voltage	Vref		0.68	0.75	0.85	V	

Notes 1. During normal operation, VDDQ must not exceed VDD.

2. Power-up: VIH \leq VDDQ + 0.3 V and VDD \leq 1.7 V and VDDQ \leq 1.4 V for t \leq 200 ms

Recommended AC Operating Conditions (T_A = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Input HIGH voltage	VIH (AC)		VREF + 0.2		V	1
Input LOW voltage	VIL (AC)			Vref – 0.2	V	1

Note 1. Overshoot: VIH (AC) \leq VDD + 0.7 V (2.5 V MAX.) for t \leq TKHKH/2

Undershoot: VIL (AC) ≥ -0.5 V for t \le TKHKH/2

Control input signals may not have pulse widths less than TKHKL (MIN.) or operate at cycle rates less than TKHKH (MIN.).

DC Characteristics (T_A = 0 to 70°C, V_{DD} = 1.8 ± 0.1 V)

Parameter	Symbol	Test condition	l	MIN.		MAX.		Unit	Note
					x9	x18	x36		
Input leakage current	L			-2		+2		μA	4, 5
I/O leakage current	Ilo			-2		+2		μA	4
Operating supply current	IDD	$V{\sf IN} \leq V{\sf IL} \text{ or } V{\sf IN} \geq V{\sf IH}$	-E20 Note1		690	740	850	mA	
(Read cycle / Write cycle)		II/O = 0 mA	-E22 Note1		650	695	790		
		Cycle = MAX.	-E25		610	650	730		
			-E30		530	590	670		
			-E33		490	560	640		
Standby supply current	ISB1	$VIN \le VIL \text{ or } VIN \ge VIH$	-E20 Note1		440	470	530	mA	
(NOP)		II/O = 0 mA	-E22 Note1		430	450	505		
		Cycle = MAX.	-E25		410	430	480		
		Inputs static	-E30		380	400	450		
			-E33		370	390	430		
Output HIGH voltage	VOH(Low)	Iон ≤ 0.1 mA		VddQ - 0.2		VddQ		V	6, 7
	Vон	Note2	VDDQ/2-0.12	VDDQ/2+0.12				6, 7	
Output LOW voltage	VOL(Low)	lo∟ ≤ 0.1 mA	lo∟ ≤ 0.1 mA			0.2			6, 7
	Vol	Note3		VDDQ/2-0.12	VD	DQ/2+0	.12	1	6, 7

Notes 1. -E20 and -E22 are valid for 2.5 Clock Cycles Read Latency products.

2. Outputs are impedance-controlled. | IoH | = (V_{DD}Q/2)/(RQ/5) ±15% for values of 175 $\Omega \le RQ \le 350 \Omega$.

- 3. Outputs are impedance-controlled. IoL = (VDDQ/2)/(RQ/5) ±15% for values of 175 $\Omega \le RQ \le 350 \Omega$.
- 4. Measured with ODT off.
- 5. ODT pin is internally tied to Vss, so input leakage current value is $\pm 5 \mu$ A.
- 6. AC load current is higher than the shown DC values.
- 7. HSTL outputs meet JEDEC HSTL Class I standards.

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Input capacitance (Address, Control)	CIN	VIN = 0 V		4	pF
Input / Output capacitance	CI/O	VI/O = 0 V		5	pF
(DQ, CQ, CQ#, QVLD)					
Clock Input capacitance	Cclk	Vclk = 0 V		4	pF

Remark These parameters are periodically sampled and not 100% tested.


Thermal Characteristics

Parameter	Symbol	Substrate	Airflow	TYP.	Unit
Thermal resistance	heta ja	4-layer	0 m/s	22.5	°C/W
from junction to ambient air			1 m/s	13.3	°C/W
		8-layer	0 m/s	19.6	°C/W
			1 m/s	11.4	°C/W
Thermal characterization parameter	$oldsymbol{\psi}_{ ext{jt}}$	4-layer	0 m/s	0.01	°C/W
from junction to the top center			1 m/s	0.06	°C/W
of the package surface		8-layer	0 m/s	0.01	°C/W
			1 m/s	0.05	°C/W
Thermal resistance	heta jc			1.83	°C/W
from junction to case					


AC Characteristics (T_A = 0 to 70°C, V_{DD} = 1.8 ± 0.1 V)

AC Test Conditions (VDD = $1.8 \pm 0.1 \text{ V}$, VDDQ = $1.5 \pm 0.1 \text{ V}$)

Input waveform (Rise / Fall time ≤ 0.3 ns)




Output waveform



Output load condition

Figure 1. External load at test



Read and Write Cycle


Parameter	Symbol	-E20	Note1	-E22	Note1	-E	25		30	-E	33	Unit	Note
		`	MHz)		MHz)	· ·	MHz)	`	MHz)	`	MHz)		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock													
Average Clock cycle time (K, K#)	ТКНКН	2.0	5.25	2.2	5.25	2.5	5.25	3.0	5.25	3.3	5.25	ns	2
Clock phase jitter (K, K#)	TKC var		0.15		0.15		0.20		0.20		0.20	ns	3
Clock HIGH time (K, K#)	TKHKL	0.4		0.4		0.4		0.4		0.4		ткнкн	
Clock LOW time (K, K#)	TKLKH	0.4		0.4		0.4		0.4		0.4		ткнкн	
Clock HIGH to Clock# HIGH	TKHK#H	0.85		0.95		1.06		1.28		1.40		ns	
$(K \rightarrow K\#)$		0.00		0.00		1.00		1.20		1.40		113	
Clock# HIGH to Clock HIGH	TK#HKH	0.85		0.95		1.06		1.28		1.40		ns	
$(K\#\toK)$	TKOLL												
DLL/PLL lock time (K)	TKC lock	20		20		20		20		20		μs	4
K static to DLL/PLL reset	TKC reset	30		30		30		30		30		ns	5
	1												
Output Times										1			
CQ HIGH to CQ# HIGH (CQ \rightarrow CQ#)	TCQHCQ#H	0.6		0.7		0.81		1.03		1.15		ns	6
CQ# HIGH to CQ HIGH													
$(CQ\# \rightarrow CQ)$	TCQ#HCQH	0.6		0.7		0.81		1.03		1.15		ns	6
K, K# HIGH to output valid	TKHQV		0.45		0.45		0.45		0.45		0.45	ns	
K, K# HIGH to output hold	TKHQX	- 0.45		- 0.45		- 0.45		- 0.45		- 0.45		ns	
K, K# HIGH to echo clock valid	TKHCQV		0.45		0.45		0.45		0.45		0.45	ns	
K, K# HIGH to echo clock hold	TKHCQX	- 0.45		- 0.45		- 0.45		- 0.45		- 0.45		ns	
CQ, CQ# HIGH to output valid	TCQHQV		0.15		0.15		0.20		0.20		0.20	ns	7
CQ, CQ# HIGH to output hold	TCQHQX	- 0.15		- 0.15		- 0.20		- 0.20		- 0.20		ns	7
K HIGH to output High-Z	TKHQZ		0.45		0.45		0.45		0.45		0.45	ns	
K HIGH to output Low-Z	TKHQX1	- 0.45		- 0.45		- 0.45		- 0.45		- 0.45		ns	
CQ, CQ# HIGH to QVLD valid	TCQHQVLD	- 0.15	0.15	- 0.15	0.15	- 0.20	0.20	- 0.20	0.20	- 0.20	0.20	ns	
Setup Times													
Address valid to K rising edge	TAVKH	0.33		0.4		0.4		0.4		0.4		ns	8
Synchronous load input (LD#),													
read write input (R, W#) valid to	TIVKH	0.33		0.4		0.4		0.4		0.4		ns	8
K rising edge													
Data inputs and write data select		0.05		0.00		0.00		0.00		0.00			8
inputs (BWx#) valid to K, K# rising edge	TDVKH	0.25		0.28		0.28		0.28		0.28		ns	0
Hold Times	1												
K rising edge to address hold	TKHAX	0.33		0.4		0.4		0.4		0.4		ns	8
K rising edge to		0.00											-
synchronous load input (LD#),	TKHIX	0.33		0.4		0.4		0.4		0.4		ns	8
read write input (R, W#) hold													
K, K# rising edge to data inputs													
and write data select inputs	TKHDX	0.25		0.28		0.28		0.28		0.28		ns	8
(BWx#) hold													

Notes 1. -E20 and -E22 are valid for 2.5 Clock Cycles Read Latency products.

2. When debugging the system or board, these products can operate at a clock frequency slower than TKHKH (MAX.) without the DLL/PLL circuit being used, if DLL# = LOW. Read latency (RL) is changed to 1.0 clock cycle regardless of RL = 2.0 and 2.5 clock cycles products in this operation. The AC/DC characteristics cannot be guaranteed, however.

3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge. TKC var (MAX.) indicates a peak-to-peak value.

- VDD slew rate must be less than 0.1 V DC per 50 ns for DLL/PLL lock retention.
 DLL/PLL lock time begins once VDD and input clock are stable.
 It is recommended that the device is kept NOP (LD# = HIGH) during these cycles.
- 5. K input is monitored for this operation. See below for the timing.



6. Guaranteed by design.


NEC

- **7.** Echo clock is very tightly controlled to data valid / data hold. By design, there is a \pm 0.1 ns variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.
- **8.** This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.
- Remarks 1. This parameter is sampled.
 - **2.** Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
 - 3. Control input signals may not be operated with pulse widths less than TKHKL (MIN.).
 - **4.** VDDQ is 1.5 V DC.

Read and Write Timing

2.0 Clock Cycles Read Latency

[*µ*PD44646092A-A], [*µ*PD44646182A-A], [*µ*PD44646362A-A]



Remarks 1. Q00 refers to output from address A0.


Q01 refers to output from the next internal burst address following A0, etc.

- Outputs are disabled (high impedance) 3 clock cycles after the last READ (LD# = LOW, R, W# = HIGH) is input in the sequences of [READ]-[NOP].
- The third NOP cycle between Read to Write transition may not be necessary for correct device operation when Read latency = 2.0 clock cycles. However, it may be required to avoid bus contention.
- 4. When the ODT control pin is LOW or No Connect, the ODT function is always off.

2.5 Clock Cycles Read Latency

NEC

[µPD44646093A-A], [µPD44646183A-A], [µPD44646363A-A]




Remarks 1. Q00 refers to output from address A0.

Q01 refers to output from the next internal burst address following A0, etc.

- Outputs are disabled (high impedance) 3.5 clock cycles after the last READ (LD# = LOW, R, W# = HIGH) is input in the sequences of [READ]-[NOP].
- 3. When the ODT control pin is LOW or No Connect, the ODT function is always off.

Application Example



Remark AC specifications are defined at the condition of SRAM outputs, CQ, CQ#, QVLD and DQ with termination. DQs and BW#s have ODT.

JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Test Access Port (TAP) Pins

Pin name	Pin assignments	Description
тск	2R	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	10R	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	11R	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	1R	Test Data Output. This is the output side of the serial registers placed between TDI and TDO. Output changes in response to the falling edge of TCK.

Remark The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.


JTAG DC Characteristics (T_A = 0 to 70°C, V_{DD} = 1.8 ± 0.1 V, unless otherwise noted)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
JTAG Input leakage current	Iц	$0~V \leq V_{\text{IN}} \leq V_{\text{DD}}$	-5.0	+5.0	μA
JTAG I/O leakage current	Ilo	$0 \ V \leq V_{\text{IN}} \leq V_{\text{DD}} Q,$	-5.0	+5.0	μA
		Outputs disabled			
JTAG input HIGH voltage	Vін		1.3	VDD+0.3	V
JTAG input LOW voltage	VIL		-0.3	+0.5	V
JTAG output HIGH voltage	Voh1	Іонс = 100 μА	1.6		V
	Voh2	Іонт = 2 mA	1.4		V
JTAG output LOW voltage	Vol1	Ιοις = 100 μΑ		0.2	V
	Vol2	IOLT = 2 mA		0.4	V


JTAG AC Test Conditions

NEC

Input waveform (Rise / Fall time ≤ 1 ns)




Output waveform



Output load


Figure 2. External load at test



Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Clock					
Clock cycle time	tтнтн		50		ns
Clock frequency	f⊤⊧			20	MHz
Clock HIGH time	tтнт∟		20		ns
Clock LOW time	tт∟тн		20		ns
Output time					
TCK LOW to TDO unknown	tтьox		0		ns
TCK LOW to TDO valid	t⊤∟ov			10	ns
Setup time					
TMS setup time	tмvтн		5		ns
TDI valid to TCK HIGH	tdvth		5		ns
Capture setup time	tcs		5		ns
Hold time					
TMS hold time	tтнмх		5		ns
TCK HIGH to TDI invalid	tтнох		5		ns
Capture hold time	tсн		5		ns

JTAG AC Characteristics (T_A = 0 to 70°C)

JTAG Timing Diagram



Scan Register Definition (1)

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register. The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The second column is the name of the input or I/O at the bump and the third column is the bump number.

Scan Register Definition (2)

Register name	Bit size	Unit
Instruction register	3	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	109	bit

ID Register Definition

2.0 Clock Cycles Read Latency

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD44646092A-A	8M x 9	XXXX	0000 0000 1000 1100	00000010000	1
μPD44646182A-A	4M x 18	XXXX	0000 0000 1000 1101	00000010000	1
μPD44646362A-A	2M x 36	XXXX	0000 0000 1000 1110	00000010000	1

2.5 Clock Cycles Read Latency

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD44646093A-A	8M x 9	XXXX	0000 0000 1001 1000	00000010000	1
μPD44646183A-A	4M x 18	XXXX	0000 0000 1001 1001	0000010000	1
μPD44646363A-A	2M x 36	XXXX	0000 0000 1001 1010	00000010000	1

SCAN Exit Order

Bit	Sig	inal na	me	Bump
no.	x9	x18	x36	ID
1		ODT		6R
2		QVLD		6P
3		А		6N
4		А		7P
5		А		7N
6		А		7R
7		А		8R
8		А		8P
9		А		9R
10		DQ0		11P
11	NC	NC	DQ9	10P
12		NC		10N
13		NC		9P
14	NC	DQ1	DQ11	10M
15	NC	NC	DQ10	11N
16		NC		9M
17		NC		9N
18	DQ1	DQ2	DQ2	11L
19	NC	NC	DQ1	11M
20		NC		9L
21		NC		10L
22	NC	DQ3	DQ3	11K
23	NC	NC	DQ12	10K
24		NC		9J
25		NC		9K
26	DQ2	DQ4	DQ13	10J
27	NC	NC	DQ4	11J
28		ZQ		11H
29		NC		10G
30		NC		9G
31	NC	DQ5	DQ5	11F
32	NC	NC	DQ14	11G
33		NC		9F
34		NC		10F
35	DQ3	DQ6	DQ6	11E
36	NC	NC	DQ15	10E

Bit	Sic	me	Bump	
no.	x9	x18	x36	ID .
37		NC		10D
38		NC		9E
39	NC	DQ7	DQ17	10C
40	NC	NC	DQ16	11D
41		NC		9C
42		NC		9D
43	DQ4	DQ8	DQ8	11B
44	NC	NC	DQ7	11C
45		NC		9B
46		NC		10B
47		CQ		11A
48		А		10A
49		А		9A
50		А		8B
51		А		7C
52	А	NC	NC	6C
53		LD#		8A
54	NC	NC	BW1#	7A
55		BW0#		7B
56		к		6B
57		K#		6A
58	NC	NC	BW3#	5B
59	NC	BW1#	BW2#	5A
60		R, W#		4A
61		А		5C
62		А		4B
63		А		3A
64	А	А	NC	2A
65		CQ#		1A
66	NC	DQ9	DQ27	2B
67	NC	NC	DQ18	3B
68		NC		1C
69		NC		1B
70	NC	DQ10	DQ19	3D
71	NC	NC	DQ28	3C
72		NC		1D

Bit	Sic	Bump		
no.	x9	x18	x36	ID
73	-	NC		2C
74	DQ5	DQ11	DQ20	3E
75	NC	NC	DQ29	2D
76		NC	DQLO	2E
77		NC		 1E
78	NC	DQ12	DQ30	2F
79	NC	NC	DQ21	3F
80		NC		1G
81		NC		1F
82	DQ6	DQ13	DQ22	3G
83	NC	NC	DQ31	2G
84		DLL#		1H
85		NC		1J
86		NC		2J
87	NC	DQ14	DQ23	ЗK
88	NC	NC	DQ32	3J
89		NC		
90		NC		1K
91	DQ7	DQ15	DQ33	2L
92	NC	NC	DQ24	3L
93		NC		1M
94		NC		1L
95	NC	DQ16	DQ25	3N
96	NC	NC	DQ34	3M
97		NC		1N
98		NC		2M
99	DQ8	DQ17	DQ26	3P
100	NC	NC	DQ35	2N
101		NC		2P
102	NC			1P
103	А			3R
104	А			4R
105	А			4P
106	А			5P
107		А		5N
108		А		5R
109		_		Internal

JTAG Instructions

Instructions	Description
EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary- scan register cells at output pins are used to apply test vectors, while those at input pins capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output pins.
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
BYPASS	When the BYPASS instruction is loaded in the instruction register, the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
SAMPLE / PRELOAD	SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and DQ pins into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tcs plus tcH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins.
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM DQ pins are forced to an inactive drive state (high impedance) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

JTAG Instruction Coding

IR2	IR1	IR0	Instruction	Note
0	0	0	EXTEST	
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	RESERVED	2
1	0	0	SAMPLE / PRELOAD	
1	0	1	RESERVED	2
1	1	0	RESERVED	2
1	1	1	BYPASS	

Notes 1. TRISTATE all DQ pins and CAPTURE the pad values into a SERIAL SCAN LATCH.

2. Do not use this instruction code because the vendor uses it to evaluate this product.


Output Pin States of CQ, CQ#, QVLD and DQ

Instructions	Control-Register Status	Output Pin Status	
		CQ, CQ#, QVLD	DQ
EXTEST	0	Update	High-Z
	1	Update	Update
IDCODE	0	SRAM	SRAM
	1	SRAM	SRAM
SAMPLE-Z	0	High-Z	High-Z
	1	High-Z	High-Z
SAMPLE	0	SRAM	SRAM
	1	SRAM	SRAM
BYPASS	0	SRAM	SRAM
	1	SRAM	SRAM

RemarkThe output pin statuses during each instruction vary according
to the Control-Register status (value of Boundary Scan
Register, bit no. 109).There are three statuses:

- Update : Contents of the "Update Register" are output to the output pin (DDR Pad).
- SRAM : Contents of the SRAM internal output "SRAM Output" are output to the output pin (DDR Pad).
- High-Z : The output pin (DDR Pad) becomes high impedance by controlling of the "High-Z JTAG ctrl".

The Control-Register status is set during Update-DR at the EXTEST or SAMPLE instruction.




Boundary Scan Register Status of Output Pins CQ, CQ#, QVLD and DQ

Instructions	SRAM Status	Boundary Scan Register Status		Note
		CQ, CQ#, QVLD	DQ	
EXTEST	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
IDCODE	READ (Low-Z)	_	_	No definition
	NOP (High-Z)	_	_	
SAMPLE-Z	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
SAMPLE	READ (Low-Z)	Internal	Internal	
	NOP (High-Z)	Internal	Pad	
BYPASS	READ (Low-Z)	_	_	No definition
	NOP (High-Z)	_	_	


 Remark
 The Boundary Scan Register statuses during execution each instruction vary according to the instruction code and SRAM operation mode.

There are two statuses:

- Pad : Contents of the output pin (DDR Pad) are captured in the "CAPTURE Register" in the Boundary Scan Register.
- Internal : Contents of the SRAM internal output "SRAM Output" are captured in the "CAPTURE Register" in the Boundary Scan Register.




TAP Controller State Diagram




Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to Vss to preclude mid level inputs. TDI and TMS may be left open but fix them to V_{DD} via a resistor of about 1 k Ω when the TAP controller is not used. TDO should be left unconnected also when the TAP controller is not used.

Test Logic Operation (Instruction Scan)







Test Logic (Data Scan)

Package Drawing

165-PIN PLASTIC BGA(15x17)





		(UNIT:mm)
	ITEM	DIMENSIONS
	D	15.00±0.10
	Е	17.00±0.10
	w	0.30
	Α	1.35±0.11
_	A1	0.37±0.05
_	A2	0.98
-	е	1.00
	b	$0.50^{+0.10}_{-0.05}$
_	х	0.10
	у	0.15
	y1	0.25
-	ZD	2.50
	ZE	1.50
-		P165E5-100-EQ1-1

P165F5-100-FQ1-1

© NEC Elect ronics Corporation 2009

Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

Types of Surface Mount Devices

μ PD44646092AF5-FQ1-A : 165-pin PLASTIC BGA (15 x 17), Lead free
μ PD44646182AF5-FQ1-A : 165-pin PLASTIC BGA (15 x 17), Lead free
μ PD44646362AF5-FQ1-A : 165-pin PLASTIC BGA (15 x 17), Lead free
μ PD44646093AF5-FQ1-A : 165-pin PLASTIC BGA (15 x 17), Lead free
μ PD44646183AF5-FQ1-A : 165-pin PLASTIC BGA (15 x 17), Lead free
μ PD44646363AF5-FQ1-A : 165-pin PLASTIC BGA (15 x 17), Lead free

Related Document

NEC

Document Name	Document Number
μΡD44646092A, 44646182A, 44646362A, 44646093A, 44646183A, 44646363A	M19060
Data Sheet (Leaded products)	

Quality Grade

- A quality grade of the products is "Standard".
- Anti-radioactive design is not implemented in the products.
- Semiconductor devices have the possibility of unexpected defects by affection of cosmic ray that reach to the ground and so forth.

[MEMO]

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES -

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must have hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

QDR RAMs and Quad Data Rate RAMs comprise a new series of products developed by Cypress Semiconductor, Renesas, IDT, NEC Electronics, and Samsung.

• The information in this document is current as of August, 2009. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

• No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.

- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality and safety of NEC Electronics products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. In addition, NEC
 Electronics products are not taken measures to prevent radioactive rays in the product design. When customers
 use NEC Electronics products with their products, customers shall, on their own responsibility, incorporate
 sufficient safety measures such as redundancy, fire-containment and anti-failure features to their products in
 order to avoid risks of the damages to property (including public or social property) or injury (including death) to
 persons, as the result of defects of NEC Electronics products.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E0904E