

## Synchronous Rectifier Driver

### Features

- Provides constant and proper gate drive to power MOSFETs regardless of transformer output
- Minimizes loss due to power MOSFET body drain diode conduction
- Stand alone operation - no ties to primary side
- Schmitt trigger input with double pulse suppression allows operation in noisy environments
- High peak current drive capability - 2A
- High speed operation - 2MHz
- Adaptable to multiple topologies (such as single-ended forward, double-ended forward)

### Product Summary

V <sub>dd</sub>	5Vdc
I <sub>O+/-</sub> (peak)	2A/2A
F <sub>max</sub>	2MHz
Max lead time	500nsec

### Description


The IR1175 is a high speed CMOS controller designed to drive N-channel power MOSFETs used as synchronous rectifiers in high current, high frequency forward converters with output voltages equal or below 5VDC. Schmitt trigger inputs with double pulse suppression allow the controller to operate in noisy environments. The circuit does not require any ties to the primary side and derives its operating power directly from the secondary. The circuit functions by anticipating transformer output transitions, then turns the power MOSFETs on or off before the transitions of the transformer to minimize body drain diode conduction and reduce associated losses. Turn on/off lead time can be adjusted to accommodate a variety of power MOSFET sizes and circuit conditions. The IR1175 also provides gate drive overlap/dead-time control via external components to further minimize diode conduction by nulling effects of secondary loop and device package inductance.

### Packages




**IR1175S**

20 Lead Surface Mount  
(SSOP-20)



**IR1175SS**

20 Lead SOIC (MS-013AC)



**IR1175**

20 Lead PDIP  
(MS-001AD)

## Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur.

Symbol	Definition	Min.	Max.	Units
V <sub>dd</sub>	Supply voltage	—	7	V <sub>DC</sub>
I <sub>in</sub>	Input clamp current	—	+/- 10	mA <sub>DC</sub>
P <sub>D</sub>	Power dissipation (SSOP-20)	—	400	mW
R <sub>thJC</sub>	Thermal resistance (SSOP-20) junction-to-case	—	28.5	°C/W
R <sub>thJA</sub>	Thermal resistance (SSOP-20) junction-to-ambient	—	90.5	°C/W
T <sub>J</sub>	Junction temperature	—	150	°C
T <sub>S</sub>	Storage temperature	-55	150	°C
T <sub>L</sub>	Lead temperature (soldering, 10 seconds)	—	300	°C

## Recommended Operating Conditions

Symbol	Definition	Min.	Typ.	Max.	Units
V <sub>dd</sub>	Supply voltage operating range	—	5	—	V <sub>DC</sub>
T <sub>A</sub>	Ambient temperature	-40	—	85	°C
Freq	Operating frequency	250	—	500	KHz
Rbias	Required bias resistor (+/- 1%)	—	69.8	—	kΩ
UV	Voltage at UVSET pin	1.75	—	2.25	V <sub>DC</sub>
Xin	Maximum voltage at X1 and X2 inputs	—	—	5.6	V <sub>DC</sub>
Cd1/Cd2	Capacitance at pins DTIN1 and DTIN2	—	—	22	pF

## Dynamic Electrical Characteristics

Vdd=5V, TA = 25°C, Rbias = 69.8K unless otherwise specified.


Symbol	Definition	Min.	Typ.	Max.	Units
Vdd	Supply voltage operating range	4.0	—	5.5	V <sub>DC</sub>
Iqdd	Vdd quiescent current (Vin=0 or 5V, Iout=0)	—	3	5	mA <sub>DC</sub>
Freq	Operating frequency	100	—	2000	KHz
UVSET+	UVSET positive going threshold	1.10	—	1.4	V
UVSET-	UVSET negative going threshold	0.8	—	1.1	V
Vxth+	X1/X2 Input positive going threshold	—	1.4	—	V <sub>DC</sub>
Vxth-	X1/X2 Input negative going threshold	—	1.0	—	V <sub>DC</sub>
Tadv	Externally adjustable lead time (advance)	—	—	500	nsec
Td	Externally adjustable dead-time for Q1 and Q2	20	—	—	nsec
Isink (peak)	Q1,Q2 output sink current (Vdd=5.0V, pulsed, 10 usec)	—	—	2	A
Isource (peak)	Q1,Q2 output source current (Vdd=5.0V, pulsed, 10 usec)	—	—	2	A
VOH	Q1, Q2 High level voltage (Iout = 20mA)	—	4.50	—	V
VOL	Q1, Q2 Low level voltage (Iout = 20mA)	—	1.15	—	
tio	Input to output delay (PLL bypassed, cross coupled mode)	—	20	—	nsec
tr	Gate turn-on rise time (C1=1000pf, Vdd=5V)	—	20	—	nsec
tf	Gate turn-off fall time (C1=1000pf, Vdd=5V)	—	20	—	nsec
Vtr	Cross-over voltage (Vdd=5Vdc, DTIN shorted to DTOUT, C1=1000pf) Fig. 3	—	2.5	—	V <sub>DC</sub>
Rbias	Required bias resistor	68	—	71	kΩ
Vbias	Voltage at Rbias pin	—	1.25	—	V <sub>DC</sub>
Tjitter	Phase-lock loop output jitter	-20	—	20	nsec
Ichgpump	Charge pump output current (at VFLTR pin)	—	50	—	μA <sub>DC</sub>
Vchgpump	Charge pump output voltage (at VFLTR pin)	1.3	1.5	1.7	V <sub>DC</sub>
Kvco_dc	PLL Vco DC gain	—	62	—	KHz/ Volt

# IR1175


International  
**IR** Rectifier

## Lead Definitions and Assignments


Symbol	Description
AVDD	Power - + 5 V <sub>DC</sub> to MOSFET drivers
Q1	Output - gate drive for Q1 power MOSFET
DTOUT1	Output - sets dead time for Q1 output - used with DTIN1
DTIN1	Input - sets dead time for Q1 - used with DTOUT1
RADV1	Output - sets lead time (advance) for Q1
VFLTR1	Output - PLL loop filter for Q1 output
RVC01	Output - sets PLL center frequency for Q1 output
X1	Input - transformer input for Q1
VDD	Power - +5 Vdc for internal logic
UVSET	Input - sets UVLO+ If this pin is pulled below 1.25VDC externally, then both Q1 and Q2 outputs will be at Vss (disabled)
RBIAS	Output - connected to 69.8K +/- 1% resistor - sets operating current
AVSS	Ground for logic supply (AVDD)
X2	Input - transformer input for Q2
RVC02	Output - sets PLL center frequency for Q2 output
VFLTR2	Output - PLL loop filter for Q2
RADV2	Output - sets lead time (advance) for Q2
DTIN2	Input - sets dead time for Q2 - used with DTOUT2
DTOUT2	Output - sets dead time for Q2 - used with DTIN2
VSS	Ground for MOSFET driver supply (VDD)
Q2	Output - gate drive for Q2 power MOSFET



**IR1175S**  
(SSOP-20)



**IR1175SS**  
SOIC (wide body)



**IR1175**  
PDIP




Fig. 1 Typical application circuit when supply Vout < 5.0 VDC






Fig. 2 Typical application circuit when supply Vout = 5.0 VDC



Q1 and Q2 output relative switching times with  $RD1, RD2, CD1, CD2 = 0$



Q1 and Q2 output relative switching times with  $RD1, RD2, CD1, CD2 > 0$

**Fig. 3 Gate drive characteristics and definitions**

### Phase Lock Loop Design Equations:

1 - Resistor to set VCO Ceter Frequency:

$$R_{VCO} (K\Omega) = 143 \times [V_{chgpump}(V_{DC}) / f_{VCO}(KHz)] \times K_{VCO\_dc}(KHz/Volt)$$

Example (A): Choose  $V_{chgpump} = 1.5V$ , desired frequency ( $f_{VCO} = 300KHz$ )

$$R_{VCO} = 143 \times [1.5 / 300] \times 62 \text{ Hz/Volt} = 44.33 K\Omega$$

2 - Small Signal gain for VCO:

$$K_{VCO\_ac} (KHz/Volt) = 1E3 \times K_{VCO\_dc} (KHz/Volt) / (7 \times R_{VCO}(K\Omega))$$

Example (B): Choosing same conditions as in example A:

$$K_{VCO\_ac} = 1E3 \times 62 / (7 \times 44.33) = 199.9 \text{ KHz/volt}$$

3 -PLL Natural frequency:

$$\omega_n = 2\pi f_n (\text{kHz}) = \sqrt{I_{chpump} (\mu\text{A}) \times K_{vco\_ac} (\text{kHz/V}) / C (\text{nF})}$$

Choose  $C_f$  such that  $C_f = C/16$

4 -PLL Damping factor calculations:

$$P = pE-3 \times R_f (\text{kOhms}) \times C (\text{nF}) \times f_n (\text{kHz})$$

Typical value for  $P$  is 0.707. (critically damped)

5 -Advance timing:

$$T_{adv} (\text{nsec}) = R_{ADV} (\text{kOhms}) \times 10 - 10$$

Where  $R_{ADV}$  is resistance from  $R_{ADV1}$  or  $R_{ADV2}$  to ground.


Example C:  $R_{ADV} = 10 \text{ kOhms}$  will result in  $T_{adv} = 10 \times 10 - 10 = 90 \text{ nsec}$ .

6-Dead time calculations:

$$T_d (\text{nsec}) = 0.69 \times R_{dt} (\text{kOhms}) \times C_{dt} (\text{pF}) + 5 \quad (\text{For } V_{dd} = 5 \text{ V})$$

Where  $R_{dt}$  is resistance between pins  $DTIN1$  and  $DTOUT1$  or  $DTIN2$  and  $DTOUT2$ .  $C_{dt}$  is capacitance from  $DTIN1$  or  $DTIN2$  to ground.

Example D:  $R_{dt} = 10 \text{ kOhms}$  and  $C_{dt} = 22 \text{ pF}$  will result in:  $T_d = 156.8 \text{ nsec}$



**Fig. 4 PLL loop filter component definitions**

# IR1175

International  
Rectifier







Fig. 5 IR1175 Block Diagram

## Case Outline



**Case Outline**

**Case Outline**



International  
**IR** Rectifier

**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105  
Data and specifications subject to change without notice. 1/7/2002