

LM5109B High Voltage 1A Peak Half Bridge Gate Driver

General Description

The LM5109B is a cost effective, high voltage gate driver designed to drive both the high-side and the low-side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of working with rail voltages up to 90V. The outputs are independently controlled with TTL compatible input thresholds. The robust level shift technology operates at high speed while consuming low power and providing clean level transitions from the control input logic to the high-side gate driver. Under-voltage lockout is provided on both the low-side and the high-side power rails. The device is available in the SOIC-8 and the thermally enhanced LLP-8 packages.

Features

- Drives both a high-side and low-side N-Channel MOSFET
- 1A peak output current (1.0A sink / 1.0A source)
- Independent TTL compatible inputs
- Bootstrap supply voltage to 108V DC

- Fast propagation times (30 ns typical)
- Drives 1000 pF load with 15ns rise and fall times
- Excellent propagation delay matching (2 ns typical)
- Supply rail under-voltage lockout
- Low power consumption
- Pin compatible with ISL6700

Typical Applications

- Current Fed push-pull converters
- Half and Full Bridge power converters
- Solid state motor drives
- Two switch forward power converters

Package

- SOIC-8
- LLP-8 (4 mm x 4 mm)

Simplified Block Diagram





FIGURE 1.

Connection Diagrams






FIGURE 2.

Ordering Information

Ordering Number	Package Type	NSC Package Drawing	Supplied As		
LM5109BMA	SOIC-8	M08A	95 Units in anti static rails		
LM5109BMAX	SOIC-8	M08A	2500 Units on Tape & Reel		
LM5109BSD	LLP-8	SDC08A	1000 Units on Tape & Reel		
LM5109BSDX	LLP-8	SDC08A	4500 Units on Tape & Reel		

Pin Descriptions

Pin #		Name	Description	Application Information		
SO-8	LLP-8	Name	Description	Application information		
1	1	V _{DD}	Positive gate drive supply Locally decouple to V _{SS} using low ESR/ESL capacitor close to IC as possible.			
2	2	Н	High side control input	The HI input is compatible with TTL input thresholds. Unused HI input should be tied to ground and not left open.		
3	3	LI	Low side control input	The LI input is compatible with TTL input thresholds. Unused LI input should be tied to ground and not left open.		
4	4	V_{SS}	Ground reference	All signals are referenced to this ground.		
5	5	LO	Low side gate driver output	Connect to the gate of the low-side N-MOS device.		
6	6	HS	High side source connection	Connect to the negative terminal of the bootstrap capacitor and to the source of the high-side N-MOS device.		
7	7	НО	High side gate driver output	Connect to the gate of the high-side N-MOS device.		
8	8	НВ	High side gate driver positive supply rail	Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal of the bootstrap capacitor to HS. The bootstrap capacitor should be placed as close to IC as possible.		

Note: For LLP-8 package it is recommended that the exposed pad on the bottom of the package be soldered to ground plane on the PCB and the ground plane should extend out from underneath the package to improve heat dissipation.

2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{cccc} V_{DD} \text{ to } V_{SS} & -0.3 \text{V to } 18 \text{V} \\ \text{HB to HS} & -0.3 \text{V to } 18 \text{V} \\ \text{LI or HI to } V_{SS} & -0.3 \text{V to } V_{DD} + 0.3 \text{V} \\ \text{LO to } V_{SS} & -0.3 \text{V to } V_{DD} + 0.3 \text{V} \\ \text{HO to } V_{SS} & V_{HS} - 0.3 \text{V to } V_{HB} + 0.3 \text{V} \\ \text{HS to } V_{SS} & \text{(Note 6)} & -5 \text{V to } 90 \text{V} \\ \text{HB to } V_{SS} & 108 \text{V} \end{array}$

Junction Temperature -40°C to $+150^{\circ}\text{C}$ Storage Temperature Range -55°C to $+150^{\circ}\text{C}$ ESD Rating HBM (Note 2) 1.5 kV

Recommended Operating Conditions

 $\begin{array}{ccc} V_{DD} & 8V \text{ to } 14V \\ \text{HS (Note 6)} & -1V \text{ to } 90V \\ \text{HB} & V_{HS} + 8V \text{ to } V_{HS} + 14V \\ \text{HS Slew Rate} & < 50 \text{ V/ns} \\ \text{Junction Temperature} & -40^{\circ}\text{C to } + 125^{\circ}\text{C} \end{array}$

Electrical Characteristics

Specifications in standard typeface are for T_J = +25°C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, V_{DD} = V_{HB} = 12V, V_{SS} = V_{HS} = 0V, No Load on LO or HO (Note 4).

<u> </u>		, 110 , 00 110 ,				
Symbol	Parameter	Conditions	Min	Тур	Max	Units
SUPPLY C	URRENTS					•
I _{DD}	V _{DD} Quiescent Current	LI = HI = 0V		0.3	0.6	mA
DDO	V _{DD} Operating Current	f = 500 kHz		1.8	2.9	mA
НВ	Total HB Quiescent Current	LI = HI = 0V		0.06	0.2	mA
нво	Total HB Operating Current	f = 500 kHz		1.4	2.8	mA
HBS	HB to V _{SS} Current, Quiescent	$V_{HS} = V_{HB} = 90V$		0.1	10	μΑ
HBSO	HB to V _{SS} Current, Operating	f = 500 kHz		0.5		mA
	S LI and HI		•		•	
V _{IL}	Low Level Input Voltage Threshold		0.8	1.8		٧
V _{IH}	High Level Input Voltage Threshold			1.8	2.2	V
٦,	Input Pulldown Resistance		100	200	500	kΩ
JNDER VO	OLTAGE PROTECTION	-	•			
V _{DDR}	V _{DD} Rising Threshold	$V_{DDR} = V_{DD} - V_{SS}$	6.0	6.7	7.4	V
/ _{DDH}	V _{DD} Threshold Hysteresis			0.5		V
/ _{HBR}	HB Rising Threshold	$V_{HBR} = V_{HB} - V_{HS}$	5.7	6.6	7.1	V
/ _{HBH}	HB Threshold Hysteresis			0.4		V
O GATE I	DRIVER					
V _{OLL}	Low-Level Output Voltage	I _{LO} = 100 mA		0.00	0.65	V
		$V_{OHL} = V_{LO} - V_{SS}$		0.38	0.65	V
/ _{OHL}	High-Level Output Voltage	$I_{LO} = -100 \text{ mA},$		0.72	1.20	V
		$V_{OHL} = V_{DD} - V_{LO}$		0.72	1.20	V
OHL	Peak Pullup Current	$V_{LO} = 0V$		1.0		Α
OLL	Peak Pulldown Current	V _{LO} = 12V		1.0		Α
HO GATE	DRIVER					
V _{OLH}	Low-Level Output Voltage	I _{HO} = 100 mA		0.38	0.65	V
		$V_{OLH} = V_{HO} - V_{HS}$		0.50	0.03	v
V _{OHH} High	High-Level Output Voltage	$I_{HO} = -100 \text{ mA}$		0.72	1.20	V
		$V_{OHH} = V_{HB} - V_{HO}$				
ОНН	Peak Pullup Current	V _{HO} = 0V		1.0		Α
OLH	Peak Pulldown Current	V _{HO} = 12V		1.0		Α
THERMAL	RESISTANCE					
θ_{JA}	Junction to Ambient	SOIC-8 (Note 3), (Note 5)		160		°C/W
		LLP-8 (Note 3), (Note 5)		40		J, VV

Switching Characteristics

Specifications in standard typeface are for T_J = +25°C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, V_{DD} = V_{HB} = 12V, V_{SS} = V_{HS} = 0V, No Load on LO or HO.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{LPHL}	Lower Turn-Off Propagation Delay (LI Falling to LO Falling)			30	56	ns
t _{HPHL}	Upper Turn-Off Propagation Delay (HI Falling to HO Falling)			30	56	ns
t _{LPLH}	Lower Turn-On Propagation Delay (LI Rising to LO Rising)			32	56	ns
t _{HPLH}	Upper Turn-On Propagation Delay (HI Rising to HO Rising)			32	56	ns
t _{MON}	Delay Matching: Lower Turn-On and Upper Turn-Off			2	15	ns
t _{MOFF}	Delay Matching: Lower Turn-Off and Upper Turn-On			2	15	ns
t _{RC} , t _{FC}	Either Output Rise/Fall Time	C _L = 1000 pF		15	-	ns
t _{PW}	Minimum Input Pulse Width that Changes the Output			50		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: The human body model is a 100 pF capacitor discharged through a $1.5k\Omega$ resistor into each pin.

Note 3: 4 layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187.

Note 4: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).


Note 5: The θ_{JA} is not a constant for the package and depends on the printed circuit board design and the operating conditions.

Note 6: In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed -1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently.


If negative transients occur on HS, the HS voltage must never be more negative than V_{DD} - 15V. For example, if V_{DD} = 10V, the negative transients at HS must not exceed -5V.

Typical Performance Characteristics


V_{DD} Operating Current vs Frequency




Operating Current vs Temperature




Quiescent Current vs Voltage




HB Operating Current vs Frequency



Quiescent Current vs Temperature





Propagation Delay vs Temperature




5 www.national.com

LO and HO High Level Output Voltage vs Temperature







Input Thresholds vs Temperature




LO and HO Low Level Output Voltage vs Temperature



Undervoltage Hysteresis vs Temperature



Input Thresholds vs Supply Voltage



20211917

www.national.com

6

Timing Diagram




FIGURE 3.

Layout Considerations

Optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. The following points are emphasized:

- Low ESR / ESL capacitors must be connected close to the IC between VDD and VSS pins and between HB and HS pins to support high peak currents being drawn from VDD and HB during the turn-on of the external MOSFETs.
- To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a good quality ceramic capacitor must be connected between the MOSFET drain and ground (VSS).
- In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances between the source of the top MOSFET and the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding considerations:
 - a) The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. The gate driver should be placed as close as possible to the MOSFETs.
 - b) The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval


and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

HS Transient Voltages Below Ground

The HS node will always be clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS node can swing below ground provided:

- 1. HS must always be at a lower potential than HO. Pulling HO more than -0.3V below HS can activate parasitic transistors resulting in excessive current flow from the HB supply, possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible in order to be effective.
- HB to HS operating voltage should be 15V or less.
 Hence, if the HS pin transient voltage is -5V, VDD should be ideally limited to 10V to keep HB to HS below 15V.
- 3. Low ESR bypass capacitors from HB to HS and from VDD to VSS are essential for proper operation. The capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductances with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.

Physical Dimensions inches (millimeters) unless otherwise noted




Controlling dimension is inch. Values in [] are millimeters.

Notes: Unless otherwise specified.

- 1. Standard lead finish to be 200 microinches/5.08 micrometers minimum lead/tin (solder) on copper.
- 2. Dimension does not include mold flash.
- 3. Reference JEDEC registration MS-012, Variation AA, dated May 1990.

SOIC-8 Outline Drawing NS Package Number M08A

www.national.com 8



Notes: Unless otherwise specified.

- 1. For solder thickness and composition, see "Solder Information" in the packaging section of the National Semiconductor web page (www.national.com).
- 2. Maximum allowable metal burr on lead tips at the package edges is 76 microns.
- 3. No JEDEC registration as of May 2003.

LLP-8 Outline Drawing NS Package Number SDC08A

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright@ 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

www.national.com