
HIGH-SPEED 3.3V 32K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

Features:

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 4.2/5/6ns (max.)
 - Industrial: 5ns (max)
- Pipelined output mode
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
 - 7.5ns cycle time, 133MHz operation (9.6 Gbps bandwidth)
 - Fast 4.2ns clock to data out
 - 1.8ns setup to clock and 0.7ns hold on all control, data, and address inputs @ 133MHz

- Data input, address, byte enable and control registers
 Self-timed write allows fast cycle time
- Separate byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, single 3.3V (±150mV) power supply for core
- LVTTL- compatible, selectable 3.3V (±150mV)/2.5V (±125mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 128-pin Thin Quad Plastic Flatpack (TQFP) and 208-pin fine pitch Ball Grid Array, and 256-pin Ball Grid Array
- Green parts available, see ordering information



Functional Block Diagram

JANUARY 2009

IDT70V3379S

High-Speed 3.3v 32K x 18 Dual-Port Synchronous Pipelined Static RAM

4833 tbl 02

Description:

The IDT70V3379 is a high-speed32K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V3379 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70V3379 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) remains at 3.3V.

12/05/01	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
	I/O9L	NC	Vss	NC	NC	NC	A12L	A8L	NC	Vdd	CLK∟	<u>CNTEN</u> L	A4L	Aol	OPT∟	NC	Vss	А
	NC	Vss	NC	Vss	NC	A13L	A9L	NC		Vss	ADS∟	A5L	Aıl	Vss	VDDQR	I/O8L	NC	В
	VDDQL	I/O9r	Vddqr	Vdd	NC	A14L	A10L	ŪBL	CE1L	Vss	R/₩L	A6L	A2L	Vdd	I/O8R	NC	Vss	С
	NC	Vss	I/O10L	NC	NC	A11L	A7L	ΪBL	Vdd	ŌĒL	<u>CNTRST</u> ∟	АзL	Vdd	NC	Vddql	I/O7L	I/O7r	D
	I/O11L	NC	Vddqr	I/O10R										I/O6L	NC	Vss	NC	Е
	VDDQL	I/O11r	NC	Vss										Vss	I/O6R	NC	Vddqr	F
	NC	Vss	I/O12L	NC										NC	VDDQL	I/O5L	NC	G
	Vdd	NC	Vddqr	I/O12R					/3379					Vdd	NC	Vss	I/O5R	н
	Vddql	Vdd	Vss	Vss					F-208					Vss	Vdd	Vss	Vddqr	J
	I/O14R	Vss	I/O13R	Vss					Pin fp p Vie		N N			I/O3r	Vddql	I/O4r	Vss	К
	NC	I/O14L	Vddqr	I/O13L										NC	I/O3L	Vss	I/O4L	L
	VDDQL	NC	I/O15R	Vss										Vss	NC	I/O2R	Vddqr	М
	NC	Vss	NC	I/O15L										I/O1r	Vddql	NC	I/O _{2L}	Ν
	I/O16R	I/O16L	Vddqr	NC	NC	NC	A12R	A8R	NC	Vdd	CLKr	CNTEN R	A4R	NC	I/O1L	Vss	NC	Ρ
	Vss	NC	I/O17R	NC	NC	A13R	A9R	NC	CEOR	Vss	ADSR	A5r	A1R	Vss	Vddql	I/Oor	Vddqr	R
	NC	I/O17L	Vddql	Vss	NC	A14R	A10R	ŪBR	CE1R	Vss	R/WR	Agr	A2R	Vss	NC	Vss	NC	т
	Vss	NC	Vdd	NC	NC	A11R	A7R	LB R	Vdd	ŌĒr	CNTRST R	Азr	AOR	Vdd	OPTR	NC	I/Ool	U

Pin Configuration^(1,2,3,4)

- 1. All VDD pins must be connected to 3.3V power supply.
- 2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 15mm x 15mm x 1.4mm, with 0.8mm ball pitch.
- $5. \$ This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

4833 drw 02c

Pin Configuration^(1,2,3,4) (con't.)

70V3379BC BC-256⁽⁵⁾

256-Pin BGA Top View⁽⁶⁾

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	NC	NC	NC	A14L	A11L	A8L	NC	CE1L	OEL	CNTENL	A5L	A2L	Aol	NC	NC
^{B1}	^{B2}	B3	B4	^{B5}	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	^{B16}
NC	NC	NC	NC	NC	A12L	A9L	UBL	CEOL	R/WL	CNTRSTL	A4L	A1L	Vdd	NC	NC
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
NC	I/O9L	Vss	NC	A13L	A10L	A7∟	NC	TBL	CLKL	ADSL	A6L	A3L	OPTL	NC	I/O8∟
D1	d2	D3	d4	d5	de	d7	d8	d9	d10	d11	d12	d13	D14	D15	d16
NC	I/O9r	NC	Vdd	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vdd	NC	NC	I/O8R
e1	e2	E3	e4	e5	e6	e7	E8	^{E9}	E10	e11	e12	e13	E14	e15	e16
I/O10r	I/O10L	NC	Vddql	Vdd	Vdd	Vss	Vss	Vss	VSS	Vdd	Vdd	Vddqr	NC	I/O7l	I/O7r
f1	F2	f3	f4	f5	^{F6}	F7	^{F8}	^{F9}	^{F10}	F11	^{F12}	f13	f14	F15	F16
I/O11L	NC	I/O11r	Vddql	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddqr	I/O6R	NC	I/O6L
G1	G2	G3	g4	^{G5}	_{G6}	G7	G8	^{G9}	G10	G11	G12	g13	G14	G15	G16
NC	NC	I/O12L	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O5L	NC	NC
H1	h2	нз	h4	H5	H6	нт	H8	н9	H10	H11	^{H12}	h13	H14	н15	h16
NC	I/O12R	NC	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	NC	NC	I/O5r
J1	J2	j3	j4	^{J5}	^{J6}	J7	_{J8}	^{J9}	J10	J11	J12	j13	j14	j15	J16
I/O13L	I/O14R	I/O13r	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O4r	I/O3r	I∕O4∟
кı	к2	k3	k4	к5	к ₆	кт	к ₈	к9	K10	K11	K12	K13	K14	K15	к16
NC	NC	I/O14L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	NC	NC	І/Оз∟
l1	L2	l3	l4	l5	L6	L7	L8	L9	L10	L11	l12	l13	l14	L15	l16
I/O15L	NC	I/O15R	Vddqr	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddql	I/O2l	NC	I/O2R
M1	m2	^{мз}	m4	M5	M6	M7	M8	M9	M10	M11	M12	m13	^{M14}	м15	^{м16}
I/O16R	I/O16L	NC	Vddqr	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddql	I/O1R	I/O1L	NC
N1	n2	N3	N4	n5	n6	n7	n8	n9	n10	N11	n12	N13	N14	n15	N16
NC	I/O17r	NC	Vdd	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vdd	NC	I/Oor	NC
P1	p2	P3	P4	р5	P6	P7	P8	P9	^{P10}	^{P11}	P12	Р13	P14	P15	P16
NC	I/O17L	NC	NC	А13R	A10R	A7R	NC	LBr	CLKr	ADSr	A6R	Азк	NC	NC	I/Ool
				_	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16
R1 NC	^{R2} NC	R3 NC	R4 NC	R5 NC	A12R	A9R	ŪBR			CNTRSTR		A1R	OPTR	-	NC


12/05/01

NOTES:

1. All VDD pins must be connected to 3.3V power supply.

2. All VDDO pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (OV).

- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.



- 1. All VDD pins must be connected to 3.3V power supply.
- 2. All VDDD pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 14mm x 20mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.
- 7. In the 70V3379 (32K x 18) and 70V3389 (64K x 18), pins 96 and 99 are NC. The upgrade devices 70V3399 (128K x 18) and 70V3319 (256K x 18) assign these pins as Vss. Customers who plan to take advantage of the upgrade path should treat these pins as VSS on the 70V3379 and 70V3389. If no upgrade is needed, the pins can be treated as NC.

Industrial and	Commercial	Tempe	erature	Ranges

Pin Names

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
Aol - A14l	Aor - A14r	Address
VO0L - VO17L	I/O0r - I/O17r	Data Input/Output
CLKL	CLKR	Clock
ĀDĪSL	ADS R	Address Strobe Enable
		Counter Enable
CNTRST L		Counter Reset
UBL - LBL	UBr - LBr	Byte Enables (9-bit bytes)
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾
OPT∟	OPTR	Option for selecting VDDax ^(1,2)
	Vdd	Power (3.3V) ⁽¹⁾
	Vss	Ground (0V)
		4833 tbl 01

NOTES:

- VDD, OPTx, and VDDox must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDDDX must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and controls will operate at 2.5V levels and VDDDX must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	Ē₽	CE1	ŪB	ĒB	R/W	Upper Byte I/O9-18	Lower Byte I/Oo-8	MODE
Х	↑	L	Н	Н	Н	Х	High-Z	High-Z	All Bytes Deselected
Х	↑	L	Н	Н	L	L	High-Z	Din	Write to Lower Byte Only
Х	\uparrow	L	Н	L	Н	L	Din	High-Z	Write to Upper Byte Only
Х	\uparrow	L	Н	L	L	L	Din	Din	Write to Both Bytes
L	\uparrow	L	Н	Н	L	Н	High-Z	Dout	Read Lower Byte Only
L	↑	L	Н	L	Н	Н	Dout	High-Z	Read Upper Byte Only
L	\uparrow	L	Н	L	L	Н	Dout	Dout	Read Both Bytes
Н	\uparrow	L	Н	L	L	Х	High-Z	High-Z	Outputs Disabled
									4833 tb10

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.

3. OE is an asynchronous input signal.

Industrial and Commercial Temperature Ranges

Address	Previous Address	Addr Used	CLK ⁽⁶⁾	ADS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
Х	Х	0	\uparrow	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0
An	Х	An	\uparrow	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used
An	Ар	Ар	\uparrow	Н	Н	Н	Dvo(p)	External Address Blocked—Counter disabled (Ap reused)
Х	Ар	Ap + 1	\uparrow	Н	L ⁽⁵⁾	Н	Dvo(p+1)	Counter Enabled—Internal Address generation

Truth Table II Address Counter Control(1,2)

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. Read and write operations are controlled by the appropriate setting of R/W, CE0, CE1, BEn and OE.

3. Outputs are in Pipelined mode: the data out will be delayed by one cycle.

4. ADS and CNTRST are independent of all other memory control signals including CEo, CE1 and BEn

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CE₀, CE1, BEn.

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 150mV
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 150mV

NOTES:

1. This is the parameter TA. This is the "instant on" case tempereature.

Absolute Maximum Ratings⁽¹⁾

4833 tbl 04

Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	٧
VDDQ	I/O Supply Voltage ⁽³⁾	2.375	2.5	2.625	۷
Vss	Ground	0	0	0	۷
V⊪	Input High Voltage ⁽³⁾ (Address & Control Inputs)	1.7		Vddq + 125mV ⁽²⁾	V
V⊪	Input High Voltage - I/O ⁽³⁾	1.7	_	Vdda + 125mV ⁽²⁾	٧
VIL	Input Low Voltage	-0.3(1)	_	0.7	۷
				48	33 tb I 05a

NOTES:

- 1. VIL \geq -1.5V for pulse width less than 10 ns.
- 2. VTERM must not exceed VDDQ + 125mV.
- 3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIL (OV), and VDDOX for that port must be supplied as indicated above.

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Tbias	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	٥C
lout	DC Output Current	50	mA
			4833 tbl 06

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 150mV.

Recommended DC Operating Conditions with VDD0 at 3.3V

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	۷
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	۷
Vss	Ground	0	0	0	۷
Vih	Input High Voltage (Address & Control Inputs) ⁽³⁾	2.0		Vddq + 150mV ⁽²⁾	V
Vih	Input High Voltage - I/O ⁽³⁾	2.0		$V_{DDQ} + 150 mV^{(2)}$	۷
VIL	Input Low Voltage	-0.3(1)		0.8	V

NOTES:

1. VIL \geq -1.5V for pulse width less than 10 ns.

2. VTERM must not exceed VDDQ + 150mV.

3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIH (3.3V), and VDDOX for that port must be supplied as indicated above.

4833 tbl 03

4833 tbl 05b

Industrial and Commercial Temperature Ranges

Capacitance⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit				
Cin	Input Capacitance	Vin = 3dV	8	pF				
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10.5	pF				
4833 tbl 07								

 $(TA = +25^{\circ}C, F = 1.0MHz) TQFP ONLY$

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($VDD = 3.3V \pm 150mV$)

			70V3	379S	
Symbol	Parameter	Test Conditions		Max.	Unit
111	Input Leakage Current ⁽¹⁾	VDDQ = Max., VIN = 0V to VDDQ	_	10	μA
Ilo	Output Leakage Current	\overline{CE}_0 = VIH or CE1 = VIL, Vout = 0V to VDDQ	_	10	μA
Vol (3.3V)	Output Low Voltage ⁽²⁾	IOL = +4mA, $VDDQ = Min$.	—	0.4	V
Voн (3.3V)	Output High Voltage ⁽²⁾	Ioh = -4mA, VDDQ = Min.	2.4	_	V
Vol (2.5V)	Output Low Voltage ⁽²⁾	Iol = +2mA, VDDQ = Min.		0.4	V
Voн (2.5V)	Output High Voltage ⁽²⁾	Ioh = -2mA, VDDQ = Min.	2.0	_	V
				4	833 tbl 08

NOTE:

1. At VDD \leq - 2.0V input leakages are undefined.

2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.4 for details.

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($V_{DD} = 3.3V \pm 150 \text{mV}$)

						70V3379S4 Com'l Only		70V3379S5 Com'l & Ind		70V3379S6 Com'l Only	
Symbol	Parameter	Test Condition	Versio	on	Тур. ⁽⁴⁾	Мах.	Тур. ⁽⁴⁾	Мах.	Тур. ⁽⁴⁾	Мах.	Unit
IDD	Dynamic Operating Current (Both	\overline{CE}_{L} and $\overline{CE}_{R=}$ VIL, Outputs Disabled,	COM'L	S	375	460	285	360	245	310	mA
Ports Active)		$f = fMAX^{(1)}$	IND	S			285	415			
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}L = \overline{CE}R = VIH$ f = fMAX ⁽¹⁾	COM'L	S	145	190	105	145	95	125	mA
			IND	S			105	175			
ISB2	Standby Current (One Port - TTL Level Inputs)	$\label{eq:cells} \begin{array}{llllllllllllllllllllllllllllllllllll$	COM'L	S	265	325	190	260	175	225	mA
			IND	S			190	300			
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	$\begin{array}{l} \hline Both \ {\sf Ports} \ \overline{{\sf CE}}{\sf E}{\sf L} \ and \\ \hline \overline{{\sf CE}}{\sf R} \ \geq \ {\sf VDDQ} \ - \ 0.2{\sf V}, \\ \hline {\sf VIN} \ \geq \ {\sf VDDQ} \ - \ 0.2{\sf V} \ or \ {\sf VIN} \ \leq \ 0.2{\sf V}, \\ \hline f \ = \ 0^{(2)} \end{array}$	COM'L	S	6	15	6	15	6	15	mA
			IND	S			6	30			
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$ \begin{array}{ c c c c c } \hline CE^*A^* \leq 0.2V \text{ and} \\ \hline CE^*B^* \geq VDDQ - 0.2V^{(5)} \\ \hline VIN \geq VDDQ - 0.2V \text{ or } VIN \leq 0.2V, \\ Active Port, Outputs Disabled, \\ f = fMAX^{(1)} \\ \hline \end{array} $	COM'L	S	265	325	180	260	170	225	mA
			IND	S		_	180	300			

NOTES:

1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 120mA (Typ).

5. $\overline{CEx} = VIL$ means $\overline{CEox} = VIL$ and CE1x = VIH $\overline{CEx} = VIH$ means $\overline{CEox} = VIH$ or CE1x = VIH

 $\overline{CE}x \leq 0.2V$ means $\overline{CE}\textsc{ox} \leq 0.2V$ and CE1x \geq VDDQ - 0.2V

CEx > VDDQ - 0.2V means CEox > VDDQ - 0.2V or CE1x - 0.2V

"X" represents "L" for left port or "R" for right port.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(1,2) (VDD = $3.3V \pm 150$ mV, TA = 0°C to +70°C)

			379S4 'I Only	Co	3379S5 om'l Ind	70V3379S6 Com'l Only		
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
tCYC2	Clock Cycle Time (Pipelined)	7.5		10		12		ns
tсн2	Clock High Time (Pipelined)	3		4		5		ns
tCL2	Clock Low Time (Pipelined)	3		4		5	_	ns
tr	Clock Rise Time		3		3		3	ns
tr	Clock Fall Time	—	3		3		3	ns
tsa	Address Setup Time	1.8		2.0		2.0		ns
tha	Address Hold Time	0.7		0.7		1.0		ns
tsc	Chip Enable Setup Time	1.8		2.0		2.0		ns
tнc	Chip Enable Hold Time	0.7		0.7		1.0		ns
tSB	Byte Enable Setup Time	1.8	_	2.0	_	2.0	_	ns
tнв	Byte Enable Hold Time	0.7		0.7		1.0	_	ns
tsw	R/W Setup Time	1.8		2.0		2.0	_	ns
thw	R/W Hold Time	0.7		0.7		1.0		ns
tsp	Input Data Setup Time	1.8		2.0		2.0		ns
ŧнD	Input Data Hold Time	0.7		0.7		1.0		ns
tsad	ADS Setup Time	1.8		2.0		2.0		ns
thad	ADS Hold Time	0.7		0.7		1.0	_	ns
tscn	CNTEN Setup Time	1.8		2.0		2.0		ns
then	CNTEN Hold Time	0.7		0.7		1.0		ns
İ SRST	CNTRST Setup Time	1.8		2.0		2.0	—	ns
thrst	CNTRST Hold Time	0.7		0.7		1.0	—	ns
tOE ⁽¹⁾	Output Enable to Data Valid		4		5	—	6	ns
tolz	Output Enable to Output Low-Z	0		0		0	—	ns
tонz	Output Enable to Output High-Z	1	4	1	4.5	1	5	ns
tCD2	Clock to Data Valid (Pipelined)	—	4.2		5		6	ns
tDC	Data Output Hold After Clock High	1		1		1	_	ns
tскнz	Clock High to Output High-Z	1	3	1	4.5	1.5	6	ns
tcklz.	Clock High to Output Low-Z	1		1		1	—	ns
Port-to-Port D	Delay	•	-		•	•		-
tco	Clock-to-Clock Offset	6		8		10	—	ns


NOTES:

1. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE).

2. These values are valid for either level of VDD0 (3.3V/2.5V). See page 4 for details on selecting the desired I/O voltage levels for each port.

4833 dry 06


Timing Waveform of Read Cycle for Pipelined Operation⁽²⁾



NOTES:

- 1. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 2. $\overline{ADS} = VIL, \overline{CNTEN}$ and $\overline{CNTRST} = VIH.$
- The output is disabled (High-Impedance state) by $\overline{CE}_0 = VIH$, $CE_1 = VIL$, \overline{UB} , $\overline{LB} = VIH$ following the next rising edge of the clock. Refer to 3. Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If UB or LB was HIGH, then the appropriate Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).

Timing Waveform of a Multi-Device Pipelined Read^(1,2)




NOTES:

B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V3379 for this waveform, 1.


- and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{UB} , \overline{LB} , \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, CNTEN, and \overline{CNTRST} = VIH.

Timing Waveform of Left Port Write to Pipelined Right Port Read^(1,2)



NOTES:

- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- If tco ≤ minimum specified, then data from right port read is not valid until following right port clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcp2). If tco > minimum, then data from right port read is available on first right port clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc + tcp2).




NOTES:

- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. CEo, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

12


Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽²⁾




NOTES:

- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = VIL$; \overline{CE}_1 , \overline{CNTEN} , and $\overline{CNTRST} = VIH$.
- 3. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.


Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



- 1. \overline{CE}_{0} , \overline{OE} , \overline{UB} , \overline{LB} = VIL; CE1, R/W, and \overline{CNTRST} = VIH.
- 2. If there is no address change via $\overline{\text{ADS}}$ = VIL (loading a new address) or $\overline{\text{CNTEN}}$ = VIL (advancing the address), i.e. $\overline{\text{ADS}}$ = VIH and $\overline{\text{CNTEN}}$ = VIH, then the data output remains constant for subsequent clocks.



Timing Waveform of Counter Reset⁽²⁾



- 1. \overline{CE}_{0} , \overline{UB} , \overline{LB} , and R/W = VIL; CE_{1} and $\overline{CNTRST} = VIH$.
- 2. \overline{CE}_{0} , \overline{UB} , $\overline{LB} = VIL$; $CE_{1} = VIH$.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle: ADDR 0 will be accessed. Extra cycles are shown here simply for clarification.
- 7. TOTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.

IDT70V3379S

High-Speed 3.3v 32K x 18 Dual-Port Synchronous Pipelined Static RAM

Functional Description

The IDT70V3379 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on \overline{CE} or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V3379s for depth expansion configurations. Two cycles are required with \overline{CE} 0 LOW and CE1 HIGH to re-activate the outputs.


Depth and Width Expansion

The IDT70V3379 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V3379 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.



Ordering Information



4833 drw 15A

NOTES:

1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.

2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Datasheet Document History

1/18/98:	Initial Public Release					
3/15/99:	Page 10 Additional Notes					
4/28/99:	Added fpBGA package					
6/8/99:	Page 2 Changed package body height from 1.5mm to 1.4mm					
6/11/99:	Page 5 Deleted note 6 for Table II					
7/14/99:	Page 2 Corrected pin to T3 to VDDQL					
8/4/99:	Page 6 Improved power numbers					
10/4/99:	Upgraded speed to 133MHz, added 2.5V I/O capability					
11/12/99:	Replaced IDT logo					
2/28/00:	Added new BGA package, added full 2.5V interface capability					
5/1/00:	Page 2 Added ball pitch					
	Page 3 Renamed pins					
	Page 6 Made corrections to Truth Table					
	Page 9 Changed Ω numbers in figure 2					
6/7/00:	Page 4 Added information to pin and pin notes					
	Page 6 Increased storage temperature parameter					
	Clarified TA Parameter					
	Page 8 DC Electrical parameters-changed wording from "open" to "disabled"					
	Removed note 7 on DC Electrical Characteristics table					

Datasheet Document History

01/18/98:		Initial Public Release
03/15/99:	Page 10	Additional Notes
04/28/99:	0	Added fpBGA package
06/08/99:	Page 2	Changed package body height from 1.5mm to 1.4mm
06/11/99:	Page 5	Deleted note 6 for Table II
07/14/99:	Page 2	Corrected pin to T3 to VDDQL
08/04/99:	Page 6	Improved power numbers
10/04/99:	-	Upgraded speed to 133MHz, added 2.5V I/O capability
11/12/99:		Replaced IDT logo
02/28/00:		Added new BGA package, added full 2.5V interface capability
05/01/00:	Page 2	Added ball pitch
	Page 3	Renamed pins
	Page 6	Made corrections to Truth Table
	Page 9	Changed Ω numbers in figure 2
06/07/00:	Page 4	Added information to pin and pin notes
	Page 6	Increased storage temperature parameter
		Clarified TA Parameter
	Page 8	DC Electrical parameters-changed wording from "open" to "disabled"
		Removed note 7 on DC Electrical Characteristics table
01/10/01:	Page 1	Changed 64K to 32K in block drawing
		Removed Preliminary status
04/10/01:		Added Industrial Temperature Ranges and removed related notes
12/12/01:	Page 2,	Added date revision to pin configurations
	3& 4	
	Page 6	Removed industrial temp footnote from table 04
	Page 8	Removed industrial temp for 6ns from DC & AC Electrical Characteristics
	& 10	
	Page 16	Removed industrial temp from 6ns in ordering information
		Added industrial temp footnote
	Page 1	Replaced TM logo with ® logo
	& 17	
01/05/06:	Page 1	Added green availability to features
	Page 16	Added green indicator to ordering information
02/08/06:	Page 5	Changed footnote 2 for Truth Table I from ADS, CNTEN, CNTRST = VIH to ADS, CNTEN, CNTRST = X
07/25/08:	Page 8	Corrected a typo in the DC Chars table
01/19/09:	Page 16	Removed "IDT" from orderable part number



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.