8-Channel Constant Current LED Driver

Description

The CAT4008 is an 8 channel constant current driver for LED billboard and other general display applications. LED channel currents are programmed together via an external RSET resistor. Low output voltage operation on the LED channels as low as 0.4 V (for 2 to 100 mA LED current) allows for more power efficient designs.

A high-speed 4-wire serial interface of up to 25 MHz clock frequency controls each individual channel using a shift register and latch configuration. A serial output data pin (SOUT) allows multiple devices to be cascaded and programmed via one serial interface. The device also includes a blanking control pin (BLANK) that can be used to disable all channels independently of the interface.

Thermal shutdown protection is incorporated in the device to disable the LED outputs if the die temperature exceeds a set limit.

The device is available in the 16-lead SOIC (narrow and wide), and TSSOP packages.

Features

- 8 Constant Current-sink Channels
- Serial Interface up to 25 MHz Clock Frequency
- 3 V to 5.5 V Logic Supply
- LED Current Range from 2 mA to 100 mA
- LED Current set by External RSET Resistor
- 300 mV LED Dropout at 30 mA
- Thermal Shutdown Protection
- Available in 16-lead SOIC (150 and 300 mil wide), and TSSOP Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


Applications


- Billboard Display
- Marquee Display
- Instrument Display
- General Purpose Display



ON Semiconductor®

http://onsemi.com






16-Lead SOIC (W, V), TSSOP (Y) (Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

MARKING DIAGRAMS

- A = Assembly Location
- 3 = Lead Finish Matte-Tin
- B = Product Revision (Fixed as "B")
- CAT4008W, CAT4008V, 4008Y = Device Code
- Z or ZZ = Leave Blank
- Y = Production Year (Last Digit)
- M = Production Month (1-9, A, B, C)
- XXX or XXXX = Last Three of Four Digits of Assembly Lot Number



YMXXXX

ĦĦĦ

CAT4008V-T1

 \cap

A3B CAT4008VZ

Π




Figure 1. Typical Application Circuit

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
V _{DD} Supply Voltage	6	V
Logic input/output voltage (SIN, SOUT, CLK, BLANK, LATCH)	–0.3 V to V _{DD} +0.3 V	V
LEDn voltage	6	V
DC output current on LED1 to LED8	150	mA
Storage Temperature Range	–55 to +160	°C
Junction Temperature Range	-40 to +150	°C
Lead Soldering Temperature (10 sec.)	300	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 2. RECOMMENDED OPERATING CONDITIONS

Parameter	Range	Units
V _{DD}	3.0 to 5.5	V
Voltage applied to LED1 to LED8	0.4 to 5.5	V
LED current RSET control range	up to 100	mA
Ambient Temperature Range	-40 to +85	°C

 $\label{eq:table 3.} \begin{array}{l} \mbox{Table 3. ELECTRICAL OPERATING CHARACTERISTICS} \\ (V_{DD} = 5.0 \mbox{ V}, \mbox{ T}_{AMB} = 25^{\circ}\mbox{C}, \mbox{ over recommended operating conditions unless specified otherwise.}) \end{array}$

Symbol	Name	Conditions	Min	Тур	Max	Units
DC CHARAC	CTERISTICS					
I _{LED-ACC}	LED Current (any channel)	V_{LED} = 1 V, R_{SET} = 3.08 k Ω	18	20	22	mA
		V _{LED} = 1 V, R _{SET} = 1.54 kΩ	36	40	44	
		V_{LED} = 1 V, R_{SET} = 769 Ω		80		
I _{LED-MAT}	LED Current Matching	V_{LED} = 1 V, R_{SET} = 3.08 k Ω		±1.5		%
	(I _{LED} – I _{LEDAVR}) / I _{LEDAVR}	V_{LED} = 1 V, R_{SET} = 1.54 k Ω	-6.0	±1.5	+6.0	
		V_{LED} = 1 V, R_{SET} = 769 Ω		±2.0		
ΔI_{VDD}	LED current regulation vs. V_{DD}	V _{DD} within 4.5 V and 5.5 V LED current 30 mA		±0.1		% / V
ΔI_{VLED}	LED current regulation vs. V_{LED}	V _{LED} within 1 V and 3 V LED current 30 mA		±0.05		% / V
IDDOFF	Supply Current (all outputs off)	R _{SET} = 3.08 kΩ		2	8	mA
		R _{SET} = 769 Ω		5.5		
I _{DDON}	Supply Current (all outputs on)	R _{SET} = 3.08 kΩ		2.5	9	mA
		R _{SET} = 769 Ω		6.2		
I _{LKG}	LEDn output Leakage	$V_{LED} = 5 V$, outputs off	-1		1	μA
R _{LATCH}	LATCH Pull-down Resistance		100	180	300	kΩ
R _{BLANK}	BLANK Pull-up Resistance		100	180	300	kΩ
V _{IH} V _{IL}	Logic high input voltage Logic low input voltage		0.7xV _{DD}		0.3xV _{DD}	V
V _{HYS}	Logic input hysteresis voltage			0.1xV _{DD}		V
IIL	Logic Input leakage current (CLK, SIN)	V _I = V _{DD} or GND	-5	0	5	μΑ
V _{OH} V _{OL}	SOUT logic high output voltage SOUT logic low output voltage	I _{OH} = -1 mA I _{OL} = 1 mA	V _{CC} -0.3 V		0.3	V
V _{RSET}	RSET Regulated Voltage	BLANK high, outputs off	1.17	1.20	1.23	V
T _{SD}	Thermal Shutdown			160	1	°C
T _{HYST}	Thermal Hysteresis			20		°C

Table 4. TIMING CHARACTERISTICS

(For 3.0 V \leq V_{DD} \leq 5.5 V, T_{AMB} = 25°C, unless specified otherwise.)

Symbol	Name	Conditions	Min (Note 1)	Typ (Note 2)	Max (Note 1)	Units
CLK	•	•	•			
f _{clk}	CLK Clock Frequency				25	MHz
t _{cwh}	CLK Pulse Width High		20			ns
t _{cwl}	CLK Pulse Width Low		20			ns
SIN						
t _{ssu}	Setup time SIN to CLK		4			ns
t _{sh}	Hold time SIN to CLK		4			ns
LATCH						
t _{lwh}	LATCH Pulse width		20			ns
T _{lh}	Hold time LATCH to CLK		4			ns
T _{lsu}	Setup time LATCH to CLK	Channel Stagger Delay	400			ns
LEDn						
t _{ld}	LED1 Propagation delay	LATCH to LED1 off/on		40	300	ns
t _{ls}	LED Propagation delay stagger	LED(n) to LED(n+1)		17	40	ns
t _{lst}	LED Propagation delay stagger total	LED1 to LED8		120		ns
t _{bd}	BLANK Propagation delay	BLANK to LED(n) off/on		60	300	ns
t _{lr}	LED rise time (10% to 90%)	Pull–up resistor = 50 Ω to 3.0 V		40	200	ns
t _{lf}	LED fall time (90% to 10%)	Pull–up resistor = 50 Ω to 3.0 V		30	250	ns
SOUT						
t _{or}	SOUT rise time (10% to 90%)	C _L = 15 pF		5		ns
t _{of}	SOUT fall time (90% to 10%)	C _L = 15 pF		5		ns
t _{od}	Propagation delay time SOUT	CLK to SOUT	8	15	25	ns

1. All min and max values are guaranteed by design. 2. V_{DD} = 5 V, LED current 30 mA.






Figure 2. Test Circuit for AC Characteristics









Figure 4. LED Output Timing Diagram






Table 5. PIN DESCRIPTION

Name	Function
GND	Ground
SIN	Serial data input pin
CLK	Serial clock input pin
LATCH	Latch serial data to output registers
LED1-LED8	LED channel 1 to 8 cathode terminals
BLANK	Enable / disable all channels
SOUT	Serial data output pin.
RSET	LED current set pin
VDD	Positive supply Voltage

Pin Function

GND is the ground reference pin for the device. This pin must be connected to the ground plane on the PCB.

SIN is the serial data input. Data is loaded into the internal register on each rising edge of CLK.

CLK is the serial clock input. On each rising CLK edge, data is transferred from SIN to the internal 8-bit serial shift register.

LATCH is the latch data input. On the rising edge of LATCH, data is loaded from the 8-bit serial shift register into the output register latch. On the falling edge, this data is latched in the output register and isolated from the state of the serial shift register.

LED1 – LED8 are the LED current sink channels. These pins are connected to the LED cathodes. The current sinks drive the LEDs with a current equal to about 51 times RSET pin current. For the LED sink to operate correctly, the voltage on the LED pin must be above 0.4 V.

Current Setting Resistor

Table 6 lists standard resistor values for various LED current settings.

LED Current [mA]	R _{SET} [kΩ]		
10	6.19		
20	3.09		
30	2.05		
40	1.54		
60	1.02		
80	0.768		

Table 6. LED CURRENT AND RSET RESISTOR VALUES

BLANK is the LED channel enable and disable input pin. When low, LEDs are enabled according to the output latch register content. When high, all LEDs are off, while preserving the data in the output latch register.

SOUT is the serial data output of the 8-bit serial shift register. This pin is used to cascade several devices on the serial bus. The SOUT pin is then connected to the SIN input of the next device on the serial bus to cascade.

RSET is the LED current setting pin. A resistor is connected between this pin and ground. Each LED channel current is set to about 51 times the current pulled out of the pin. The RSET pin voltage is regulated to 1.2 V.

VDD is the positive supply pin voltage for the entire device. A small 1 μ F ceramic is recommended close to pin.

Block Diagram




Figure 17. CAT4008 Functional Block Diagram

Basic Operation

The CAT4008 uses 8 tightly matched current sinks to accurately regulate the LED current in each channel. The external resistor, R_{SET} , is used to set the LED channel current to about 51 times the current in R_{SET} .

LED current
$$\cong$$
 51 $\times \frac{1.2}{R_{SET}}$

Tight current regulation for all channels is possible over a wide range of input and LED voltages due to independent current sensing circuitry on each channel. The LED channels have a maximum dropout of 0.4 V for most current and supply voltage conditions. This helps improve the heat dissipation and efficiency of the LED driver.

Upon power–up, an under–voltage lockout circuit clears all latches and shift registers and sets all outputs to off. Once the under–voltage lockout threshold has been reached the device can be programmed.

The driver delays the activation of each consecutive LED output channel by 17 ns (typical). Relative to LED1, LED2 is delayed by 17 ns, LED3 by 34 ns and LED8 by 120 ns typical. The delay is introduced when LATCH is activated. The delay minimizes the inrush current on the LED supply by staggering the turn on and off current spikes over a period of time and therefore allowing usage of smaller bypass capacitors. Pull-up and pull-down resistors are internally provided to set the state of the BLANK and LATCH pins to the off-state when not externally driven.

Serial Interface


A high-speed serial 4-wire interface is provided to program the state of each LED on or off. The interface contains an 8-bit serial to parallel shift register (S1-S8) and an 8-bit latch (L1-L8). Programming the serial to parallel register is accomplished via SIN and CLK input pins. On each rising edge of the CLK signal, the data from SIN is moved through the shift register serially. Data is also moved out of SOUT which can be connected to a next device if programming more than one device on the same interface.

On the rising edge of LATCH, the data contents of the serial to parallel shift register is reflected in the latches. On the falling edge of LATCH, the state of the serial to parallel register at that particular time is saved in the latches and does not change irrespective of the contents of the serial to parallel register.

BLANK is used to disable all LEDs (turn off) simultaneously while maintaining the same data in the latch register. When low, the LED outputs reflect the data in the latches. When high, all outputs are high impedance (zero current).


PACKAGE DIMENSIONS


SOIC-16, 150 mils CASE 751BG-01 ISSUE O



SYMBOL	MIN	NOM	МАХ
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	9.80	9.90	10.00
Е	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27 BSC		
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

TOP VIEW





END VIEW

SIDE VIEW


Notes:

All dimensions are in millimeters. Angles in degrees.
Complies with JEDEC MS-012.

PACKAGE DIMENSIONS

SOIC-16, 300 mils CASE 751BH-01 ISSUE A


Г




MIN	NOM	MAX
2.36	2.49	2.64
0.10		0.30
0.33	0.41	0.51
0.18	0.23	0.28
10.08	10.31	10.49
10.01	10.31	10.64
7.39	7.49	7.59
1.27 BSC		
0.25		0.75
0.38	0.81	1.27
0°		8°
	2.36 0.10 0.33 0.18 10.08 10.01 7.39 0.25 0.38	2.36 2.49 0.10

٦

TOP VIEW



SIDE VIEW




END VIEW

Notes:


All dimensions are in millimeters. Angles in degrees.
Complies with JEDEC MS-013.

PACKAGE DIMENSIONS

TSSOP16, 4.4x5 CASE 948AN-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А			1.10
A1	0.05		0.15
A2	0.85		0.95
b	0.19		0.30
с	0.13		0.20
D	4.90		5.10
E	6.30		6.50
E1	4.30		4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.45		0.75
θ	0°		8°



SIDE VIEW



Notes:

All dimensions are in millimeters. Angles in degrees.
Complies with JEDEC MO-153.

Example of Ordering Information (Note 5)




Table 7. ORDERING INFORMATION

Part Number	Package	Quantity per Reel	Package Marking
CAT4008W-T2	SOIC16 (N) (Note 9)	2,000	CAT4008W
CAT4008V-T1	SOIC16 (W) (Notes 6, 9)	1,000	CAT4008V
CAT4008Y-T2	TSSOP16 (Notes 6, 9)	2,000	CAT4008Y
CAT4008Y-GT2	TSSOP16 (Note 10)	2,000	CAT4008Y

3. All packages are RoHS-compliant (Lead-free, Halogen-free).

4. The standard lead finish is Matte-Tin.

5. The device used in the above example is a CAT4008Y-GT2 (TSSOP, NiPdAu, Tape & Reel, 2,000/Reel).

6. Contact factory for package availability.

7. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

8. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

9. Matte-Tin Plated Finish (RoHS-compliant).

10. NiPdAu Plated Finish (RoHS-compliant).

ON Semiconductor and with a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persore thas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Phone: 421 33 790 2910

Phone: 81-3-5773-3850

Japan Customer Focus Center

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative