


## 3-Channel Constant Current LED Driver with Programmable PWM Control

### Features and Benefits

- 3 × 10-bit PWM brightness settings
- 3 × 7-bit dot correction current settings
- 5 to 17 V operation
- Wide output current range, 10 to 150 mA per channel
- Internally generated PWM clock
- Serial port operates at up to 5 MHz
- Data and clock logic architecture allows single microcontroller control of large quantities of serially-connected A6281s at fast data transfer rate
- Buffered logic outputs to drive cables
- Thermal shutdown and UVLO protection
- Power-On Reset

### Package: 16-terminal QFN (suffix ES)



3 mm x 3 mm footprint

### Description

The A6281 is a 3-channel constant current LED driver that has a wide range of output currents. The A6281 controls LED brightness with a Pulse Width Modulation (PWM) scheme that gives the application the capability of displaying a billion colors in an RGB cluster. The maximum current is set by an external resistor.

The LED brightness is controlled by performing PWM control on the outputs. The brightness data of the PWM signal for each LED is stored in three 10-bit registers. The peak value for each LED can be adjusted (dot-corrected) to compensate for mismatch, aging, and temperature effects. All the internal latched registers are loaded by a 32-bit shift register. One address bit controls whether dot correction/clock divider ratio or brightness data is loaded into the registers. The remaining bits are used for the data.

The A6281 is designed to minimize the number of components needed to drive LEDs with large pixel spacing. A large number of A6281s can be daisy chained together and controlled by just four control signals (clock, serial data, latch, and output enable). Each of these inputs is buffered to drive the next chip in the chain. Also, VIN can be tied to the LED voltage supply

*Continued on the next page...*

### Application Diagram




Figure 1. Functional drawing of daisy chained display application. Additional pixel boards with A6281 ICs can be applied.

### Description (continued)

bus, thus eliminating the need for a separate chip supply bus or an external regulator.

Applications include:

- Colored, large-character LED signs
- Scrolling, colored marquees

- Architectural lighting
- High intensity monochrome displays
- Large video and graphic displays

The A6281 is supplied in a 3 mm × 3 mm 16-terminal QFN (suffix 'ES') package, with 0.75 mm nominal overall height. The package is lead (Pb) free with 100% matte-tin leadframe plating.

### Selection Guide

Part Number	Packing*	Mounting
A6281EESTR-T	1500 pieces/reel	16 terminal QFN

\*Contact Allegro for additional packing options.

### Absolute Maximum Ratings


Characteristic	Symbol	Notes	Rating	Units
Load Supply Voltage	$V_{IN}$		17	V
Output Voltage	$V_{OUT}$	OUT0, OUT1, OUT2	-0.5 to 17	V
Output Current	$I_{OUT}$		170	mA
Ground Current	$I_{GND}$		600	mA
VREG Pin	$V_{REG}$		6	V
Logic Outputs	$V_O$	CO, LO, OEO, SDO	7	V
Logic Input Voltage Range	$V_I$	CI, LI, OEI, SDI	-0.3 to 7	V
Operating Ambient Temperature	$T_A$	Range E	-40 to 85	°C
Maximum Junction Temperature	$T_{J(max)}$		150	°C
Storage Temperature	$T_{stg}$		-55 to 150	°C

### Thermal Characteristics


Characteristic	Symbol	Test Conditions*	Rating	Units
Package Thermal Resistance	$R_{\theta JA}$	4-layer PCB based on JEDEC standard	47	°C/W

\*For additional information, refer to the Allegro website.


Power Dissipation versus Ambient Temperature



## Functional Block Diagram



## Pin-out Drawings



## Terminal List Table

Number	Name	Description
1	REXT	An external resistor at this terminal establishes maximum output current
2	VREG	Regulator decoupling
3	LGND	Logic ground
4	VIN	Chip power supply voltage; connect to VREG externally if $4.75\text{ V} < V_{IN} < 5.5\text{ V}$
5	CI	Serial clock input; PWM clock if external clock is selected
6	OEI	Output enable input; when low (active), the output drivers are enabled; when high (inactive), all output drivers are turned off (blanked)
7	LI	Latch input terminal; serial data is latched with high-level input
8	SDI	Serial data input to shift register
9	OUT2	Sinking output terminal
10	PGND	Power ground
11	OUT1	Sinking output terminal
12	OUT0	Sinking output terminal
13	SDO	Buffered serial data output after shift register
14	LO	Buffered latch output
15	OEO	Buffered output enable output
16	CO	Buffered clock output
-	PAD	Exposed thermal pad, not internally connected; connect externally to LGND and PGND.

**OPERATING CHARACTERISTICS**, valid at  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 4.75$  to  $17.0$  V, unless otherwise noted

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Units
<b>ELECTRICAL CHARACTERISTICS</b>						
Quiescent Supply Current	$I_{DD}$	$f_{CLKIN} = 0.0$ Hz	–	–	5.0	mA
Operating Supply Current	$I_{DD}$	$f_{CLKIN} = 5$ MHz	–	–	15.0	mA
Load Supply Voltage	$V_{IN}$		4.75	–	17	V
Undervoltage Lockout	$V_{IN(UV)}$	$V_{IN}$ rising	–	–	4.5	V
		$V_{IN}$ falling	3.0	–	–	V
VREG Voltage Range <sup>1</sup>	$V_{REG}$	$I_{OUT} = 15$ mA, $V_{IN} = 17$ V	4.6	–	5.4	V
Output Current (any single output)	$I_{OUT}$	$R_{EXT} = 5$ k $\Omega$ , scalar = 100%	135	150.0	165	mA
		$R_{EXT} = 15$ k $\Omega$ , scalar = 100%	45	51	57	mA
Output to Output Matching Error <sup>2</sup>	Err	Output to output variation—all outputs on, $R_{EXT} = 5$ k $\Omega$	–7	–	7	%
Output Voltage Range	$V_{DS(min)}$		1.0	–	3.0	V
Load Regulation ( $I_{\%Diff} / \Delta V_{DS}$ )		$R_{EXT} = 5$ k $\Omega$ , $V_{DS} = 1$ to $3$ V	–	$\pm 1$	$\pm 3$	%/V
Output Leakage Current	$I_{DSX}$	$V_{OH} = 17$ V	–	–	1.0	$\mu$ A
Logic Input Voltage	$V_{IH}$		2.0	–	–	V
	$V_{IL}$		–	–	0.8	V
Logic Input Voltage Hysteresis		All digital inputs	–	150	–	mV
CI and SDI Pins Logic Input Current	$I_{IN}$	$V_{IN} = 0$ to $5$ V	–20	–	20	$\mu$ A
Input Resistance	$R_I$	OEI pin, pull-up	150	300	600	k $\Omega$
		LI pin, pull-down	100	200	400	k $\Omega$
Logic Output Voltage	$V_{OL}$	$V_{IN} \geq 5.0$ V, $I_O = \pm 2$ mA	–	–	0.4	V
	$V_{OH}$		3.8	–	–	V
Output Dot Correction Error		$R_{EXT} = 5$ k $\Omega$ ; LSB	–	$\pm 1$	–	bit
PWM Oscillator	$f_{PWM}$		–	800	–	kHz
Thermal Shutdown Temperature	$T_{JTSD}$	Temperature increasing	–	165	–	$^\circ\text{C}$
Thermal Shutdown Hysteresis	$T_{Jhys}$		–	15	–	$^\circ\text{C}$
<b>SWITCHING CHARACTERISTICS</b>						
Clock Hold Time	$t_{H(CLK)}$		20	–	–	ns
Data Setup Time	$t_{SU(D)}$		20	–	–	ns
Data Hold Time	$t_{H(D)}$		20	–	–	ns
Latch Setup Time <sup>3</sup>	$t_{SU(LI)}$		20	–	–	ns
Latch Hold Time	$t_{H(LI)}$		20	–	–	ns
Output Enable Set Up Time	$t_{SU(OE)}$		40	–	–	ns
Output Enable Falling to Outputs Turning On Propagation Delay Time	$t_{P(OE)}$		–	200	–	ns
Clock to Output Propagation Delay Time	$t_{P(OUT)}$	External clock selected, $V_{DS} = 1.0$ V, $I_O = 150$ mA	–	200	–	ns
Logic Output Fall Time	$t_{BF}$	$C_{OB} = 50$ pF, $4.5$ to $0.5$ V	–	50	100	ns
Logic Output Rise Time	$t_{BR}$	$C_{OB} = 50$ pF, $0.5$ to $4.5$ V	–	30	60	ns
Output Fall Time (Turn Off)	$t_f$	$C_{OUT} = 10$ pF, 90% to 10% of $I_{OUT} = 10$ mA	–	10	–	ns
		$C_{OUT} = 10$ pF, 90% to 10% of $I_{OUT} = 150$ mA	–	10	–	ns
Output Rise Time (Turn On)	$t_r$	$C_{OUT} = 10$ pF, 10% to 90% of $I_{OUT} = 10$ mA	–	50	–	ns
		$C_{OUT} = 10$ pF, 10% to 90% of $I_{OUT} = 150$ mA	–	100	–	ns
Clock Falling Edge to Serial Data Out Propagation Delay Time	$t_{P(SDO)}$		–	50	–	ns
Logic In to Output Propagation Delay	$t_{P(IO)}$	LI $\rightarrow$ LO, CI $\rightarrow$ CO, OEI $\rightarrow$ OEO	–	50	–	ns
Clock Out Pulse Duration	$t_{w(CLK)}$		70	100	130	ns
Maximum Clock In Frequency	$f_{CI}$		–	–	6	MHz

<sup>1</sup>If  $V_{IN}$  is a  $4.75$  to  $5.5$  V supply, connect  $V_{IN}$  to VREG externally

<sup>2</sup>Err =  $[I_O(\text{min or max}) - I_O(\text{av})] / I_O(\text{av})$ , where  $I_O(\text{av})$  = average of 3 output current values.

<sup>3</sup>In daisy-chained applications,  $t_{SU(LI)}$  must be increased for the quantity of pixels in the chain (see Application Information section).







Figure 3. PWM Counter and Output Timing

## Functional Description

### Shift Register

The A6281 has a 32-bit shift register that loads data through the SDI (serial data in) pin. The shift register operates by a first-in first-out (FIFO) method. The most significant bit (MSB, bit 31) is the first bit shifted in and the least significant bit (LSB, bit 0) is shifted in last. The serial data is clocked by a rising edge of the CI (clock in) pin. The SDO (serial data out) pin is updated to the state of bit 31 on the falling edge of the CI pin. This will prevent any race conditions and erroneous data that might occur while propagating information through multiple A6281s that are daisy chained together. The contents of the shift register will continue to propagate on every rising edge of the CI pin. The information in the shift register is latched on a low-to-high transition of the LI (Latch In) pin. The LI pin must be brought low before the rising edge of the next clock pulse, to avoid latching erroneous data. The latched data remains latched on a rising signal on the OEI (output enable in) pin.

### Output Buffers

The A6281 is designed to allow daisy chaining many A6281s together. It can pass the clock, data, latch, and output enable signals from one A6281 to the next without any loss of data due to duty cycle skewing or signal degradation.

The A6281 is equipped with output buffers that allow the data signals to travel over long distances through strings of A6281s without the need for extra driving hardware. The A6281 drives

these signals to TTL levels. Each of the A6281 inputs has a corresponding buffered output:

- CI (clock in) pin to CO (clock out) pin
- LI (latch in) pin to LO (latch out) pin
- OEI (output enable in) pin to OEO (output enable out) pin
- SDI (serial data in) pin to SDO (serial data out) pin

The CO (clock out) pin is driven by an internal one-shot circuit. When the CI pin detects an edge rising through the input threshold, the one-shot circuitry drives the CO pin high for 100 ns. The CI pin input threshold has hysteresis to prevent false triggering of the CO signal. The implementation of the one-shot solution allows many A6281s to be daisy chained together with a consistent clock signal throughout the entire chain without degradation or loss of synchronicity to the data line.

### PWM Brightness Control

The A6281 controls the intensity of each LED by pulse width modulating the current of each output. The A6281 has three 10-bit brightness registers, one for each output. These brightness registers set the PWM count value at which the outputs switch off during each PWM cycle. Each 10-bit brightness register gives 1023 levels of light intensity. The duty cycle, DC, can be determined by the following equation:

$$DC = [(PWM_n + 1) / 1024] \times 100 \text{ (\%)} ,$$

where  $PWM_n$  is the PWM value greater than zero that is stored in the brightness register.




Figure 4. Functional Diagram

The relationship of the PWM<sub>n</sub> value to the output duty cycle is given in the following table:

PWM <sub>n</sub>	Duty Cycle
0	0/1024 (0 %)
1	2/1024
2	3/1024
...	...
1023	1024/1024 (100 %)

When the brightness register is set to zero, the outputs remain off for the duration of the PWM cycle for a 0% DC. When a brightness register is set to 1023, the LED for that output remains on (100% DC) when OEI is active and begins the PWM cycle. The output remains on when the PWM counter rolls over and begins a new count.

The PWM counter begins counting at zero and increments only when the OEI pin is held low. When the PWM counter reaches the count of 1024, the counter resets to zero and continues incrementing. The counter resets to zero on a rising edge of OEI, upon recovery from UVLO, or when powering up. Latching new data into the brightness registers will not reset the PWM counter.

A free-running internal 800 kHz oscillator is the master clock for the PWM counter. A programmable clock divider frequency allows the PWM to be set at approximately at 200 kHz, 400 kHz, or 800 kHz, or the PWM can be set to count on the rising edge of the external CI signal. Bit assignments for the programmable clock divider are shown in the following table:

Bits		Clock Mode
7	8	
0	0	800 kHz
1	0	400 kHz
0	1	External (count on rising edge of CI signal)
1	1	200 kHz

The total number of possible colors of an RGB pixel is over 1 billion. Refer to figure 4 for the mapping of shift register bits to latches.

Bits																															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30 <sup>a</sup>	31
PWM Counter 0									PWM Counter 1									PWM Counter 2									Address "0"	X <sup>b</sup>			
Dot Correction Register 0			Clock Mode		X	Dot Correction Register 1			X	X	X	Dot Correction Register 2			X	ATB <sup>c</sup>	ATB <sup>c</sup>	Address "1"		X											

<sup>a</sup>Selects which word is written to: Dot Correction/Clock Mode selection or PWM counter. <sup>b</sup>X indicates "Don't Care."

<sup>c</sup>Allegro Test Bit (ATB). Reserved for Allegro internal testing. Always set to zero (0) in the application.

Figure 5. Register Configuration

## Output Current Selection

The overall maximum current is set by the external resistor, R<sub>EXT</sub>, connected between the REXT and LGND pins. After being set, the maximum current remains constant regardless of the LED voltage variation, supply voltage variation, temperature, or other circuit parameters. The maximum output current can be calculated using the following equation:

$$I_{OUT(max)} = 753.12 / R_{EXT}$$

The relationship of the value selected for R<sub>EXT</sub> and I<sub>OUT</sub> is shown in figure 6.

## Internal Linear Regulator

The A6281 has a built-in linear regulator. The regulator operates from a supply voltage of 5.5 to 17 V. It allows the VIN pin of the A6281 to connect to the same supply as the LEDs. This simplifies board design by eliminating the need for a chip supply bus and external voltage regulators. For 5 V supplies, connect VIN to VREG externally. Note: When using 5 V supplies, ensure that VIN does not exceed the absolute maximum rating of the VREG pin (6 V).

The VREG pin is used by the internal linear regulator to connect to a bypass capacitor. This pin is for internal use only and is not




Figure 6. Output Current versus External Resistor, R<sub>EXT</sub>



intended as an external power source. There should be a 1.0  $\mu\text{F}$ , 10 V ceramic capacitor connected between the VREG pin and LGND. The capacitor should be located as close to the VREG pin as possible.

## Dot Correction Control

The A6281 can further control the maximum output current for each output by setting the three 7-bit dot correction registers with scale data that ranges from 36.5% to 100% of the overall maximum output current that is set by the REXT resistor. This feature is useful because not every type of LED (red, green, or blue, for example) has the same level of brightness for a given current, and the brightness could be different even from LED to LED of the same type. By scaling the output currents so that all the LEDs have matched intensities, the application will have full color depth when using the PWM counters. The dot correction current can be calculated by the following equation:

$$I_{OUTn} = I_{OUTn}(\text{max}) \times (\text{Scale}_n / 2 + 36.5) / 100$$

Where  $\text{Scale}_n$  is in the range 0 to 127, as shown in the following table:

Scale	$I_{OUT}/I_{OUT}(\text{max})$ (%)
0	36.5
1	37.0
2	37.5
...	...
127	100

Refer to figure 5 for the bit configurations for the scalar registers.

The dot correction data in the shift register is latched on a rising edge of the LI pin. The dot correction data remains latched on a rising OEI signal. The default output current when the A6281 is powered-up or recovers from a UVLO is 36.5% of the current set by the  $R_{EXT}$  resistor.

## Package Power Dissipation

The maximum allowable package power dissipation is determined as:

$$P_D(\text{max}) = (150 - T_A) / R_{\theta JA}$$

The actual package power dissipation is:

$$P_{D(\text{act})} = DC_0 \times V_{DS0} \times I_{OUT0} + DC_1 \times V_{DS1} \times I_{OUT1} + DC_2 \times V_{DS2} \times I_{OUT2} + V_{IN} \times I_{IN}$$

where  $DC_i$  is the PWM duty cycle for channel  $i$ , and  $I_{OUTi}$  is the output current for channel  $i$ , determined by the dot correction current for that channel and REXT.

When calculating power dissipation, the total number of available device outputs is usually used for the worst-case situation (3 LEDs at 100% duty cycle).

## Thermal Shutdown (TSD)

When the junction temperature of the A6281 reaches the thermal shutdown temperature threshold,  $T_{JTSD}$  (165°C typical), the outputs will shut off until the junction temperature cools down below the recovery threshold,  $T_{JTSD} - \Delta T_J$  (15°C typical). The shift register and output latches will remain active during the TSD event. Therefore there is no need to reload the data into the output latches.

## Undervoltage Lockout

The A6281 includes an internal undervoltage lockout (UVLO) circuit that disables the driver outputs in the event of the logic supply voltage dropping below a minimum acceptable level. This prevents the display of erroneous information, a necessary function for some critical applications. The shift register will not shift any data in a UVLO condition. Upon recovery of the logic supply voltage and on power up, the internal shift register and all latches will be set to zero.

## Ballast Resistors

The voltage on the outputs should be kept in the range 1 to 3 V. If the voltage goes below 1V, the current will begin to rolloff as the driver runs out of headroom. At  $V_{OUT}$  above 3 V, the power dissipation may become a problem, as each output contributes  $V_{OUT} \times I_{LED}$  of power loss in the output sink driver. Typically the power supply nominal voltage is chosen to keep the output voltage in this range. Alternatively, series resistors can be added to dissipate the extra power and keep the output voltage within the recommended range.



Application Information

Timing Considerations

A6281s can be used in large numbers to drive many LEDs with the control signals connected serially together using short cables between each pixel (see figure 8). Because the clock negative edge drives the data to the SDO pin, and the CO pin is driven by a 100 ns one-shot function, the clock and data signals remain synchronized with each other from the first pixel in the chain to the last.

After all of the data is written to each A6281 in the chain, the data is latched into each A6281 via a low-to-high transition on the LI pin. The LO pin of pixel #1 drives the LI pin of pixel #2, and so on down the chain. These signals are buffered and are driven asynchronously relative to the CI and SDI pins. Therefore the mismatch in delays between CO and LO must be taken into consideration.

Although the mismatches in delays are quite small, they must be considered when creating the timing pattern for driving the chain. The key parameter is the setup time from the last CI clock rising edge to the rising edge of LI.

The minimum A6281 setup time from CI to LI is 20 ns. There may be a 5 ns per pixel mismatch in the propagation delays of the CI and LI signals (the delay from CI to CO compared to the delay from LI to LO). As a rule of thumb, use a setup time,  $t_{su}$ , at the first A6281 in the chain as calculated below:

$$t_{su} = 20 \text{ ns} + n \times 5 \text{ ns} ,$$

where  $n$  is the number of pixels in the chain.

This will ensure that the setup time at the last pixel in the chain is at least 20 ns.




Figure 7. Signal Delay Mismatch Timing Diagram.  $t_{su}$  is the setup time for signals (CI to LI) applied to the first pixel in the chain. Note the difference in delay for CI(1) to CI(n) compared to the delay for LI(1) to LI(n). This must be compensated by increasing  $t_{su}$ .

## Applications Drawings




Figure 8. Application driving 3 RGB LED strings, each at 75 mA maximum





Figure 9. Application driving high power LEDs at 450 mA total

ES Package, 16 Pin QFN



For reference only  
(reference JEDEC MO-220WEED)  
Dimensions in millimeters  
Exact case and lead configuration at supplier discretion within limits shown

- △ Terminal #1 mark area
- △ Exposed thermal pad (reference only, terminal #1 identifier appearance at supplier discretion)
- △ Reference land pattern layout (reference IPC7351 QFN50P300X300X80-17W4M):  
All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)
- △ Coplanarity includes exposed thermal pad and terminals

Copyright ©2006-2008, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

[www.allegromicro.com](http://www.allegromicro.com)



Allegro MicroSystems, Inc.  
115 Northeast Cutoff  
Worcester, Massachusetts 01615-0036 U.S.A.  
1.508.853.5000; [www.allegromicro.com](http://www.allegromicro.com)