



General Description

The MAX3643 burst-mode laser driver provides bias and modulation current drive for PON burst-mode ONT applications. It is specifically designed for use with a low-cost external controller for the APC (and if desired, AMC) loop. A high-speed differential burst-enable input enables the driver to switch the laser from a dark (output off) condition to full on-condition in less than 2ns. When BEN is inactive, typical modulation and bias currents are 5µA each.

Laser modulation current can be set from 10mA to 85mA and bias current can be set from 1mA to 70mA using the MODSET and BIASSET inputs. A sample-andhold circuit is provided to capture the monitor diode output during short PON bursts, if needed, and the BEN high-speed signal is mirrored on an LVCMOS output to be used by the controller operating the APC/AMC loop.

The MAX3643 burst-mode laser driver is packaged in a 4mm x 4mm, 24-pin thin QFN package. It operates from -40°C to +85°C.

Applications

A/B/G/XGPON ONT Modules Up to 2.5Gbps 1.25Gbps IEEE EPON ONT Modules

_Features


- 10mA to 85mA Modulation Current
- ImA to 70mA Bias Current
- Monitor Diode Sample and Hold
- ♦ 45ps Output Transition Time
- 2ns Turn-On/-Off Time
- Reference Voltage Generator
- LVPECL High-Speed Inputs (Data, Burst Enable)

_Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3643ETG	-40°C to +85°C	24 TQFN-EP*
MAX3643ETG+	-40°C to +85°C	24 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed paddle.

Pin Configuration appears at end of data sheet.



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage V_{CC}-0.5V to +4.0V Current into BIAS-, BIAS+, OUT-, OUT+-20mA to +150mA Voltage at VMSET, VBSET, IN+, IN-, BEN+, BEN-, EN, MDIN, MDOUT, BENOUT, BCMON-0.5V to (V_{CC} + 0.5V) Voltage at MODSET, BIASSET, VREF, IMAX-0.5V to +3.0V Voltage at OUT-, OUT+, BIAS-, BIAS++0.3V to (V_{CC} + 0.5V) Continuous Power Dissipation (T_A = +85°C) 24-Pin TQFN, Multilayer Board (derate 27.8mW/°C above +85°C)......1807mW

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	
Lead(Pb)-free	+260°C
Containing lead(Pb)	+240°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Turn-On Time		10% to 90%	0.001		1000	ms
Ambient Temperature			-40		+85	°C
Data Rate					2500	Mbps
Voltage at VMSET, VBSET			0		1.4	V
Voltage at BCMON			0		1.4	V
Voltage at MDIN			0		2.56	V

ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, T_A = -40°C to +85°C. Typical values are at V_{CC} = +3.3V, T_A = +25°C, I_{BIAS} = 20mA, I_{MOD} = 30mA, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Current	ICC	Excluding laser bias and mode currents, max at I_{MOD} = 85mA, I_{BIAS} = 70mA		32	51	mA
I/O SPECIFICATIONS						
LVPECL Differential Input	VIN	$V_{IN} = (V_{IN+}) - (V_{IN-})$	200		1600	mV _{P-P}
LVPECL Common-Mode Input Voltage	VCM		V _{CC} - 1.49	V _{CC} - 1.32	V _{CC} - V _{IN} / 4	V
LVCMOS Output High Voltage		I _{OH} = -100μA	V _{CC} - 0.2			V
LVCMOS Output Low Voltage		I _{OL} = 100μA			0.2	V
BENOUT Propagation Delay	Т _d	C _L = 20pF, from BEN zero crossing to 67% CMOS level		30		ns
LVCMOS Input Pullup			75			kΩ
LVCMOS Input Current		$V_{IN} = 0V \text{ or } V_{IN} = V_{CC}$			50	μΑ
LVCMOS Input High Voltage			2.0		Vcc	V
LVCMOS Input Low Voltage			0.2		0.8	V
BIAS GENERATOR SPECIFICAT	IONS					
Bias Current Range	I _{BIAS}	$V_{BIAS+}, V_{BIAS-} \ge 0.6V$	1		70	mA
Bias Current, Burst Off	IBIAS, OFF	$BEN = low or \overline{EN} = high$		5	50	μA

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, T_A = -40°C to +85°C. Typical values are at V_{CC} = +3.3V, T_A = +25°C, I_{BIAS} = 20mA, I_{MOD} = 30mA, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$1mA \le I_{BIAS} < 2mA$, VBSET = VREF		88		
BIASSET Current Gain	GBIAS	$2mA \le I_{BIAS} < 10mA$, VBSET = VREF	70	88	110	mA/mA
		$10mA \le I_{BIAS} < 70mA$, VBSET = VREF	82.5	88	94.5	1
BIASSET Current Gain Stability		$5mA \le I_{BIAS} \le 70mA$ (Note 13)	-4.4		+4.4	%
BIASSET Current Gain Linearity		$5mA \le I_{BIAS} \le 70mA$ (Note 14)	-3.75		+3.75	%
Bias Current Overshoot		V _{CC} turn-on/-off < 1s			10	%
Bias Current Monitor Gain	G _{BSM}	$2mA \le I_{BIAS} \le 70mA$, VBSET = VREF	11	14	17	mA/A
Bias Current Monitor Gain		1mA ≤ I _{BIAS} < 5mA		±4		%
Stability		$5mA \le I_{BIAS} \le 70mA$	-5		+5	70
BIASSET Resistor	RBIAS		40	50	60	Ω
MODULATOR SPECIFICATIONS	•					
Modulation Current Range	IMOD		10		85	mA
Modulation Current Off	IMOD, OFF	BEN = low or \overline{EN} = high or V _{IN} = low		5	120	μA
		$10\text{mA} \le I_{\text{MOD}} < 60\text{mA}$	0.6			
Instantaneous Voltage at OUT+		$60\text{mA} \le I_{\text{MOD}} \le 85\text{mA}$	0.75			V
MODSET Current Gain	G _{MOD}	10mA < I _{MOD} < 85mA, VMSET = VREF	82.5	88	94.5	mA/mA
MODSET Current Gain Stability		(Note 13)	-4.4		+4.4	%
MODSET Current Gain Linearity		(Note 14)	-2.2		+2.2	%
		IBIASSET = 0.15mA, IMODSET = 0.7mA		0.5		%
MODSET, BIASSET Gain		IMODSET = IBIASSET = 0.15mA			1.7	
Matching (Note 15)		IMODSET = IBIASSET = 0.4mA			1	
		IMODSET = IBIASSET = 0.55mA			1	
Modulation Current Rise Time	tR	20% to 80%		45	85	ps
Modulation Current Fall Time	tF	20% to 80%		45	85	ps
Deterministic Jitter		(Note 3)		17	45	psp-p
Random Jitter		(Note 4)		0.8	1.4	psrms
MODSET Resistor	R _{MOD}		40	50	60	Ω
MODSET, BIASSET OPERATION	AL AMPLIFI	ER SPECIFICATIONS				
MODSET, BIASSET Voltage Range			0.005		1.4	V
Voltage Error	1	(Note 5)			±5	mV
Input Leakage		VMSET and VBSET pins		0.1	1.5	μA
TURN-OFF/-ON SPECIFICATION	S	1. ·	1			
Burst-Enable Time		(Notes 2, 6, 7)			2.3	ns
Burst-Disable Time	1	(Notes 2, 6, 8)	1		2.0	ns
SAMPLE/HOLD SPECIFICATION	İS	1	1			1
MDIN Voltage Range			0.05		2.56	V
MDOUT Settling		Relative to final value at 3μ s, C _L < 20pF			±1	mV
Sample/Hold Droop		After 100µs (Note 9)			±2.56	mV

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, T_A = -40°C to +85°C. Typical values are at V_{CC} = +3.3V, T_A = +25°C, I_{BIAS} = 20mA, I_{MOD} = 30mA, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Sampling Error		Final value measured after 10µs (MDOUT - MDIN), burst width > 576ns		3	±14	mV	
BANDGAP VOLTAGE REFEREN	CE SPECIFIC	ATIONS					
VREF Output		$R_L > 10 k\Omega$, $C_L < 50 pF$	1.175	1.235	1.295	V	
MODULATION/BIAS CURRENT	DISABLE						
Enable Time		5mA < I _{BIAS} , 10mA < I _{MOD} (Note 10)			5.5	μs	
Disable Time		(Notes 2, 11)			375	ns	
RIMAX Range			3		15	kΩ	
		$R_{IMAX} = 3k\Omega$	155			mA	
Current Limit (Tested with IBIAS = I _{MOD})	IBIAS+IMOD	$R_{IMAX} = 5k\Omega$	100		150		
		$R_{IMAX} = 10 k\Omega$	50		75	1	
OPTICAL EVALUATION							
		155.52Mbps		49			
		622.08Mbps		45		%	
Eye Margin (Note 12)		1.24416Gbps		38		70	
		2.48832Gbps		18]	

Note 1: DC parameters are production tested at $T_A = +25^{\circ}C$, guaranteed by design and characterization at $T_A = -40^{\circ}C$. AC parameters are guaranteed by design and characterization.

Note 2: For $10mA \le I_{MOD} \le 85mA$ and $4mA \le I_{BIAS} \le 70mA$.

Note 3: Deterministic jitter measured with a continuous pattern of 2⁷-1 PRBS, 80 ones, 2⁷-1 PRBS, 80 zeros at 1.25Gbps, and both LVPECL inputs terminated by the network shown in Figure 3.

Note 4: Random jitter, rise time, fall time measured with 0000011111 pattern at 1.25Gbps.

Note 5: Voltage difference between VMSET and MODSET or VBSET and BIASSET excluding IR drops. The maximum operating voltage at VMSET or VBSET must be less than 1.4V for proper operation.

Note 6: Turn-on/-off time is when the BEN+/BEN- LVPECL inputs are used to control modulation and bias currents.

Note 7: Burst-enable delay is measured between the time at which the rising edge of the differential burst-enable input reaches the midpoint, and the time at which the combined output currents (bias plus modulation) reach 90% of their final level.

Note 8: Burst-disable delay is measured between the time at which the falling edge of the differential burst-enable input reaches the midpoint, and the time at which the combined output currents (bias plus modulation) fall below 10% of the bias-on current.
Note 9: Droop measured with sample/hold output load of 10MΩ.

Note 10: Enable delay is measured between the time at which the falling edge of the EN input reaches ≤ 0.8V, and the time at which the combined output currents (bias plus modulation) reach 90% of their final level.

Note 11: Disable delay is measured between the time at which the rising edge of the EN input reaches ≥ 2V, and the time at which the combined output currents (bias plus modulation) fall below 10% of the bias-on current.

///XI//

Note 12: Excelight SLT2886-LR laser.

Note 13: Current gain stability = [(Gain – nominal Gain) / nominal Gain], nominal Gain at V_{CC} = 3.3V, T_A = +25°C.

Note 14: Gain linearity = (Gainmax – Gainmin), Gainavg = Gainmax + Gainmin

Gainavg


Note 15: Gain matching =	Gainmod / Gainbias - Gainmodnom / Gainbiasnom	nominal at VCC = 3.3V TA = $+25^{\circ}$ C
	Gainmodnom / Gainbiasnom	

MAX3643

Typical Operating Characteristics

(Typical values are at V_{CC} = +3.3V, T_A = +25°C, data pattern = 2⁷-1 PRBS + 80 ones + 2⁷-1 PRBS + 80 zeros, unless otherwise noted.)


OPTICAL EYE DIAGRAM




EXCELIGHT SLT2886-LR LASER AVERAGE OPTICAL POWER = -6dBm EXTINCTION RATIO = 15dB MASK MARGIN = 49%

OPTICAL EYE DIAGRAM (2.48832Gbps, 2.3GHz FILTER, PATTERN = 2²³ - 1 PRBS)


EXCELIGHT SLT2886-LR LASER AVERAGE OPTICAL POWER = -6dBm EXTINCTION RATIO = 10dB MASK MARGIN = 18%






EXCELIGHT SLT2886-LR LASER AVERAGE OPTICAL POWER = -6dBm EXTINCTION RATIO = 15dB MASK MARGIN = 45%

ELECTRICAL EYE DIAGRAM (2.5Gbps, I_{MOD} = 30mA, PATTERN = PRBS 2⁷ - 1 + 80 CID)




OPTICAL EYE DIAGRAM (1.24416Gbps, 933MHz FILTER, PATTERN = 2²³ - 1 PRBS)




EXCELIGHT SLT2886-LR LASER AVERAGE OPTICAL POWER = -6dBm EXTINCTION RATIO = 14dB MASK MARGIN = 38%

SUPPLY CURRENT vs. TEMPERATURE (IBIAS = 20mA, IMOD = 30mA)




Typical Operating Characteristics (continued)

(Typical values are at V_{CC} = +3.3V, T_A = +25°C, data pattern = 2⁷-1 PRBS + 80 ones + 2⁷-1 PRBS + 80 zeros, unless otherwise noted.)




50 60 70 IMOD (mA)

80








M/IXI/N

_Typical Operating Characteristics (continued)

(Typical values are at V_{CC} = +3.3V, T_A = +25°C, data pattern = 2⁷-1 PRBS + 80 ones + 2⁷-1 PRBS + 80 zeros, unless otherwise noted.)



PIN	NAME	FUNCTION
1	Vcca	Analog Supply Voltage
2	IN+	Noninverted Data Input, LVPECL Compatible
3	IN-	Inverted Data Input, LVPECL Compatible
4	Vccs	Signal Supply Voltage
5	BEN+	Noninverted Burst-Enable Input, LVPECL Compatible
6	BEN-	Inverted Burst-Enable Input, LVPECL Compatible
7	BENOUT	Burst-Enable Output, LVCMOS. Signal replicates BEN input.
8	ĒN	Enable Input LVCMOS. Active low enables BIAS± and OUT± outputs.
9	BCMON	Bias Current Monitor. Current out of this pin develops a ground-referenced voltage across an external resistor proportional to the bias current.
10	IMAX	Current-Limit Reference. Connect a resistor from IMAX to GND to set maximum IBIAS plus IMOD.
11	MDOUT	Monitor Diode Out. Analog Output for sample/hold.
12	MDIN	Monitor Diode In. Analog Input for sample/hold.
13	BIAS-	Connect BIAS- to V _{CC} Through a 10 Ω Resistor and Switching Diode
14	BIAS+	Laser Bias Current Output. Modulation current flows into this pin when BEN input is high.
15, 18	Vcco	Output Supply Voltage
16	OUT+	Laser Modulation Current Output. Modulation current flows into this pin when both BEN and IN inputs are high.
17	OUT-	Connect OUT- to Laser Diode Anode Through a 15Ω Resistor and Switching Diode
19	GND	Supply Ground. This pin must be connected to ground.
20	MODSET	Modulation Current Set. Current from this pin to ground sets the laser modulation current.
21	VMSET	MODSET Reference. A ground-referenced voltage at this point establishes the MODSET reference.
22	VREF	Reference Voltage Output. May be used for VMSET, VBSET.
23	VBSET	BIASSET Reference. A ground-referenced voltage at this point establishes the BIASSET reference.
24	BIASSET	Bias Current Set. Current from this pin to ground sets the laser bias current.
_	EP	Exposed Paddle (Ground). The exposed pad must be soldered to the circuit board ground for proper thermal and electrical operation.

Pin Description

155Mbps to 2.5Gbps Burst-Mode Laser Driver




Figure 1. Functional Diagram

MAX3643

Detailed Description

The MAX3643 laser driver includes a bias current generator, bias current monitor, modulation current generator, laser drive outputs, and monitor diode sample and hold. LVPECL-compatible inputs are provided for both high-speed data and burst enable. The high-speed burst-enable input signal is replicated on an LVCMOS output for use by the controller.

Laser Diode Modulation and Bias Current Generators

Laser diode modulation current amplitude is controlled by the current out of the MODSET pin, and bias current by the current out of the BIASSET pin, according to:

> IMOD = IMODSET x 88 IBIAS = IBIASSET x 88

A voltage source and two op amps are provided to enable I_{MODSET} and I_{BIASSET} to be set using either a resistor to ground or a current digital-to-analog converter (DAC). The high-impedance op amp reference input can be externally controlled, so that the modulation and bias currents can also be set using voltage DACs.

Laser Diode Modulation and Bias Current Limiter

Typical laser diodes have an absolute maximum rating of 150mA. To reduce the possibility of laser damage, the modulation current and bias current are shut off if the sum I_{MOD} + I_{BIAS} attempts to exceed the limit set by R_{IMAX} ; see the *Typical Operating Characteristics*.

Bias Current Monitor

The laser diode bias current can be monitored by measuring the voltage across an external load resistor connected from BCMON to ground. For example, a $1k\Omega$ resistor from BCMON to ground gives the following relationship:

 $V_{BCMON} = I_{BIAS} \times G_{BSM} \times 1 k\Omega$

The voltage at BCMON must be below 1.4V for proper operation.

Output Drivers

The modulation current ranges from 10mA to 85mA, as set by the current through MODSET. The laser modulation current output OUT+ is optimized to drive a 15 Ω load, and must be DC-coupled. A series damping resistor, R_D, provides impedance matching to the laser diode. The combined value of the series damping resistor and the laser diode equivalent series resistance

should be close to 15Ω . An RC shunt compensation network, R_{COMP}/C_{COMP}, connected between the laser diode cathode and ground should also be provided to reduce optical output aberrations and duty-cycle distortion caused by laser diode parasitic inductance. The values of R_{COMP} and C_{COMP} can be adjusted to match the laser diode and PCB layout characteristics for optimal optical eye performance (refer to Application Note 274: *HFAN-02.0: Interfacing Maxim Laser Drivers with Laser Diodes*). The OUT- pin is connected through a 15 Ω resistor and switching diode to the laser diode anode. The switching diode at OUT- improves the optical output eye and burst-enable delay by better matching the laser diode characteristics.

For data rates greater than 1Gbps, a parallel RL peaking network, RP/LP, connected between the laser diode anode and V_{CC} is recommended. This network creates a differential drive for the laser diode to improve rise/fall times and reduce jitter. The values of R_P and L_P are also adjusted to match the laser diode and PCB layout characteristics for optimal optical eye performance.

The bias current ranges from 1mA to 70mA, as set by the current through BIASSET. Current in the BIAS output switches at high speed when bursting; therefore, the BIAS+ pin should be connected directly through a resistor, equal to R_D as determined above, to the laser cathode. The BIAS- pin is connected through a 10 Ω resistor and switching diode to V_{CC}.

When the BEN input is high, the laser driver sinks bias and modulation current according to the settings at MODSET and BIASSET. When the BEN input is low, the BIAS+ and OUT+ currents both shut off within 2ns. Note that when BEN is low, the bias current is shunted through the BIAS- output and the modulation current through the OUT- output.

Monitor Diode Sample and Hold

/N/XI/N

Laser monitor diode current is only generated when there is an optical output (BEN is active). When BEN is inactive, the monitor current is zero, reflecting the fact that the laser is off. A sample-and-hold circuit, triggered by the state of the BEN input, is provided in the MAX3643. During the burst-enable active period, the voltage present at MDIN is stored on an internal sample-and-hold capacitor; and during the burst-enable inactive period, that voltage is output on MDOUT; see the timing diagram in Figure 2.

While the internal sample-and-hold is sampling (BEN active), MDOUT voltage takes a 1.2V reference level.




Figure 2. Sample-and-Hold Timing Diagram

Enable Input

An LVCMOS input, EN, is provided to disable both bias and modulation currents under external control. The maximum time to disable laser current with the EN control is 375ns.

Setting the Current Limit

A current limiter is provided to protect the laser diode by shutting down both bias and modulation currents when total current exceeds a value set by the resistor connected from IMAX to ground. Do not use less than $3k\Omega$ RIMAX. See the IBIAS + IMOD Current Threshold vs. RIMAX graph in the *Typical Operating Characteristics*.

Programming the MODSET and BIASSET Inputs

To program the laser modulation current using a current DAC, connect VMSET to VREF, attach the DAC to the MODSET pin and set the current according to:

IMOD = IMODSET x 88

To program the laser modulation current using a resistor or digital potentiometer, connect VMSET to VREF, attach a resistor from the MODSET pin to ground, and set the current according to:

$$I_{MOD} = \frac{1.2V}{R_{MODSET} + R_{MOD}} \times 88$$

To program the laser modulation current using a PWM voltage DAC (requiring a high-impedance load), attach a DAC output to the VMSET pin, connect a resistor from the MODSET pin to ground as shown in the *Typical Applications Circuit*, and set the current according to:

$$I_{MOD} = \frac{V_{DAC}}{R_{MODSET} + R_{MOD}} \times 88$$

MAX3643



This approach can also be used for a conventional voltage DAC output, if desired. In all cases, the voltage at MODSET must be kept \leq 1.4V, which limits the range of acceptable values for R_MODSET depending on the maximum modulation current.

Laser diode bias current is set in the same manner as modulation current.

LVPECL Data/Burst-Enable Inputs

The MAX3643 data and BEN inputs are biased with an on-chip, high-impedance network. When DC-coupled, the MAX3643 operates properly with signals that meet the EC table input-swing and common-mode requirements, including LVPECL and most CML.

See Figure 3 for a termination network that can be used to connect the data and BEN inputs to LVPECL data outputs. Other termination networks may also be used, as long as both the input swing and common limits are met.

Sample-and-Hold Operation

When the MAX3643 internal sample-and-hold is not required, the MDIN pin should be connected to ground and the MDOUT pin unconnected. If the internal sampleand-hold is required, then it is necessary to ensure that the time constant resulting from the monitor diode load resistance and the total load capacitance is compatible with the desired minimum burst interval. It is also necessary to make certain that the load at MDOUT does not exceed the capability of the MDOUT pin.

Because the voltage at MDIN is not reflected to MDOUT until after the end of the laser burst, systems using the internal sample-and-hold alone cannot support continuous mode operation, often a required feature for module calibration. In this case, the voltage at MDIN can also be connected directly to a controller mux input. As long as the total capacitance (including monitor diode intrinsic capacitance, MDIN capacitance, mux off-capacitance, and wiring parasitics) is less than 50pF, and the monitor diode load resistor is less than $2k\Omega$, then the sample-and-hold captures a 576ns minimum burst. The MAX3643 typical MDIN capacitance is 5pF, typical monitor diode maximum capacitance is 25pF, and the typical capacitance of a mux input in the off-state is 3pF to 5pF. When the mux is in the on-state, the capacitance at the input is typically 10pF to 20pF.




Figure 3. LVPECL High-Speed Inputs




Figure 4. Single-Ended Biasing for Burst Enable

If the minimum burst duration is longer than 576ns, it may be useful to connect an external capacitor in parallel with the monitor diode load to limit the effects of the data pattern on the monitor diode output.

_Applications Information

Running Burst-Enable Single-Ended

See Figure 5 for setting up the single-ended LVTTL or LVCMOS biasing for burst enable.

Layout Considerations

To minimize inductance, keep the connections between the MAX3643 output pins and laser diode as close as possible. Place a bypass capacitor as close as possible to each V_{CC} connection. Take extra care to minimize stray parasitic capacitance on the BIAS and MDIN pins. Use good high-frequency layout techniques and multilayer boards with uninterrupted ground planes to minimize EMI and crosstalk.

Laser Safety and IEC 825

Using the MAX3643 laser driver alone does not ensure that a transmitter design is compliant with IEC 825. The entire transmitter circuit and component selections must be considered. Each user must determine the level of fault tolerance required by the application, recognizing that Maxim products are neither designed nor authorized for use as components in systems intended for surgical implant into the body, for applications intended to support or sustain life, or for any other application in which the failure of a Maxim product could create a situation where personal injury or death can occur.

Exposed-Paddle Package

The exposed paddle on the 24-pin TQFN provides a very low thermal resistance path for heat removal from the IC. The pad is also electrical ground on the MAX3643 and must be soldered to the circuit board ground for proper thermal and electrical performance. Refer to Maxim Application Note 862: *HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages* for additional information.




Figure 5. Single-Ended LVCMOS or LVTTL Biasing for Burst Enable

Interface Model





Figure 6. Simplified Input Circuit Schematic







Chip Information

TRANSISTOR COUNT: 2771 PROCESS: SiGe BiPOLAR

Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
24 TQFN-EP	T2444-3	<u>21-0139</u>	<u>90-0021</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	
0	11/05	Initial release.	_
		Added "155Mbps to 2.5Gbps" to the data sheet/part title.	All
	10/00	Updated the Applications section.	1
I	10/08	In the Operating Conditions table, changed the data rate from 1250Mbps to 2500Mbps.	2
		In the Typical Operating Characteristics, added the Electrical Eye Diagram graph.	6
2	7/10	Replaced the <i>Typical Application Circuit</i> ; added the soldering temperature to the <i>Absolute Maximum Ratings</i> section; updated the optical eye mask margins in the <i>Electrical Characteristics</i> table; corrected equation in Note 14; added the optical eye diagrams to the <i>Typical Operating Characteristics</i> section; updated the pin descriptions for the pins with diodes (13, 17) in the <i>Pin Description</i> table; updated Figure 1; updated the <i>Output Drivers</i> section; updated the <i>Layout Considerations</i> section; added the land pattern number to the <i>Package Information</i> table.	1, 2, 4–10, 12, 13, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 __

© 2010 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.

_____ 15