## AVAILABLE

# Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers 


#### Abstract

General Description The MAX5904-MAX5909 dual hot-swap controllers provide complete protection for dual-supply systems. These devices hot swap two supplies ranging from +1 V to +13.2 V , provided one supply is at or above 2.7 V , allowing the safe insertion and removal of circuit cards into live backplanes. The discharged filter capacitors of the circuit card provide low impedance to the live backplane. High inrush currents from the backplane to the circuit card can burn up connectors and components, or momentarily collapse the backplane power supply leading to a system reset. The MAX5904 family of hot-swap controllers prevents such problems by gradually ramping up the output voltage and regulating the current to a preset limit when the board is plugged in, allowing the system to stabilize safely. After the startup cycle is completed, two on-chip comparators provide VariableSpeed/BiLevel ${ }^{\text {TM }}$ protection against short-circuit and overcurrent faults, as well as immunity against system noise and load transients. In the event of a fault condition, the load is disconnected. The MAX5905/MAX5907/MAX5909 must be unlatched after a fault, and the MAX5904/MAX5906/MAX5908 automatically restart after a fault. The MAX5904 family offers a variety of options to reduce component count and design time. All devices integrate an on-board charge pump to drive the gates of low-cost, external n-channel MOSFETs. The devices offer integrated features like startup current regulation and current glitch protection to eliminate external timing resistors and capacitors. The MAX5906-MAX5909 provide an opendrain status output, an adjustable startup timer, an adjustable current limit, an uncommitted comparator, and output undervoltage/overvoltage monitoring. The MAX5904/MAX5905 are available in 8-pin SO packages. The MAX5906-MAX5909 are available in spacesaving 16-pin QSOP packages.


Applications
PCI-Express ${ }^{\circledR}$ Applications
Basestation Line Cards
Network Switches or Routers
Solid-State Circuit Breaker
Power-Supply Sequencing
Hot Plug-In Daughter Cards
RAID
VariableSpeed/BiLevel is a trademark of Maxim Integrated Products, Inc.
PCI-Express is a registered trademark of PCI-SIG Corp.

Features

- Safe Hot-Swap for +1 V to +13.2 V Power
Supplies

Requires One Input $\geq \mathbf{2 . 7 V}$

- Low 25mV Default Current-Limit Threshold
- Inrush Current Regulated at Startup
- Circuit Breaker Function
- Adjustable Circuit Breaker/Current-Limit Threshold
- VariableSpeed/BiLevel Circuit-Breaker Response
- Autoretry or Latched Fault Management
- On/Off Sequence Programming
- Status Output Indicates Fault/Safe Condition
- Output Undervoltage and Overvoltage Monitoring and/or Protection

Ordering Information

| PART | TEMP RANGE | PINPACKAGE | $\begin{aligned} & \text { PKG } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| MAX5904ESA* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO | S8-4 |
| MAX5904USA | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO | S8-4 |
| MAX5905ESA* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO | S8-4 |
| MAX5905USA | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO | S8-4 |
| MAX5906EEE* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | E16-1 |
| MAX5906UEE | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | E16-1 |
| MAX5907EEE* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | E16-1 |
| MAX5907UEE | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | E16-1 |
| MAX5908EEE* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | E16-1 |
| MAX5908UEE | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | E16-1 |
| MAX5909EEE* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | E16-1 |
| MAX5909UEE | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | E16-1 |

*Contact factory for availability.
Pin Configurations
TOP VIEW


Pin Configurations continued at end of data sheet.
Selector Guide and Typical Operating Circuits appear at end of data sheet.

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

## ABSOLUTE MAXIMUM RATINGS

IN_ to GND $\qquad$ GATE_ to GND................................... +0.3 V to $\left(\mathrm{V}_{\mathrm{IN}}+6.2 \mathrm{~V}\right)$ ..........................+14V

ON, PGOOD, COMP+, COMPOUT, TIM
to GND.....-0.3V to the higher of ( $\mathrm{V}_{\mathrm{IN} 1}+0.3 \mathrm{~V}$ ) and ( $\mathrm{V}_{\mathrm{IN} 2}+0.3 \mathrm{~V}$ )
SENSE_, MON_, LIM_ to GND ...................-0.3V to (VIN_ + 0.3V)
Current into Any Pin ........................................................ $\pm 50 \mathrm{~mA}$

Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right.$ )
8-Pin Narrow SO (derate $5.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.+70^{\circ} \mathrm{C}\right) \ldots . .471 \mathrm{~mW}$
16-Pin QSOP (derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )......... 667 mW Operating Temperature Ranges:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathbb{I} \mathrm{N}_{-}}=+1 \mathrm{~V}\right.$ to +13.2 V provided at least one supply is higher than $+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{ON}}=+2.7 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {IN1 }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}=+3.3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |  |
| IN_ Input Voltage Range (Note 2) | $\mathrm{V}_{\text {IN }}$ | Other VIN $=+2.7 \mathrm{~V}$ |  | 1.0 |  | 13.2 | V |
| Supply Current | IIN | IIN1 + IIN2 |  |  | 1.2 | 2.9 | mA |
| CURRENT CONTROL |  |  |  |  |  |  |  |
| Slow-Comparator Threshold <br> (VIN - VSENSE) (Note 3) | VSC,TH | MAX5904/MAX5905 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 22.5 | 25 | 27.5 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20.5 |  | 27.5 |  |
|  |  | MAX5906-MAX5909 | LIM = GND | 22.5 | 25 | 27.5 |  |
|  |  |  | RLIM $=300 \mathrm{k}$ $\Omega$ | 80 | 100 | 125 |  |
| Slow-Comparator Response Time (Note 4) | tSCD | 1 mV overdrive |  | 3 |  |  | ms |
|  |  | 50 mV overdrive |  | 110 |  |  | $\mu \mathrm{s}$ |
| Fast-Comparator Threshold | VSU,TH | VIN_ - VSENSE_; during startup |  | $2 \times \mathrm{VSC}, \mathrm{TH}$ |  |  | mV |
|  | $\mathrm{V}_{\text {FC, }}$ TH | VIN_ - VSENSE_; normal operation |  | $4 \times \mathrm{VSC}$, TH |  |  |  |
| Fast-Comparator Response Time | tFCD | 10 mV overdrive, from overload condition |  | 260 |  |  | ns |
| SENSE Input Bias Current | IB SEN | $\mathrm{V}_{\text {SEN }}=\mathrm{V}_{\text {IN_ }}$ |  | 0.03 |  | 6 | $\mu \mathrm{A}$ |
| MOSFET DRIVER |  |  |  |  |  |  |  |
| Startup Period (Note 5) | tstart | RTIM $=100 \mathrm{k} \Omega$ |  | 7.1 | 10.8 | 15.5 | ms |
|  |  | $\mathrm{R}_{\text {TIM }}=4 \mathrm{k} \Omega$ (minimum value) |  | 0.31 | 0.45 | 0.58 |  |
|  |  | TIM floating for MAX5906-MAX5909 fixed for MAX5904/MAX5905 |  | 3.9 | 9 | 16.0 |  |
| Average Gate Current | IGATE | Charging, $\mathrm{V}_{\mathrm{GA}} \mathrm{FE}=+5 \mathrm{~V}, \mathrm{~V}$ IN $=+10 \mathrm{~V}$ (Note 5) |  | 80 | 100 | 130 | $\mu \mathrm{A}$ |
|  |  | Weak discharge, during startup when current limit is active or when $0.4 \mathrm{~V}<\mathrm{V}_{\mathrm{ON}}<0.8 \mathrm{~V}$ |  | 100 |  |  | $\mu \mathrm{A}$ |
|  |  | Strong discharge, triggered by a fault or when $V_{\mathrm{ON}}<0.4 \mathrm{~V}$ |  | 3 |  |  | mA |
| Gate-Drive Voltage | Vdrive | $\mathrm{V}_{\text {GATE- }}-\mathrm{V}_{\text {IN_ }}, \mathrm{I}_{\text {GATE- }}<1 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }} \geq 3 \mathrm{~V}$ |  | 4.8 | 5.4 | 5.8 | V |
|  |  | $\mathrm{V}_{\text {GATE_- }}-\mathrm{V}_{\text {IN_ }}$, IGATE- $<1 \mu \mathrm{~A}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 3 \mathrm{~V}$ |  | 4.2 | 5.3 | 5.8 |  |
| ON COMPARATOR |  |  |  |  |  |  |  |
| Fast Pulldown ON Threshold | VonfP, TH | Low to high |  | 0.375 | 0.4 | 0.425 | V |
|  |  | Hysteresis |  | 25 |  |  | mV |

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{I N_{-}}=+1 \mathrm{~V}\right.$ to +13.2 V provided at least one supply is higher than $+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{ON}}=+2.7 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{IN} 1}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=+3.3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Channel 1 ON Threshold | VON1,TH | Low to high |  | 0.80 | 0.825 | 0.85 | V |
|  |  | Hysteresis |  | 25 |  |  | mV |
| Channel 2 ON Threshold | VON2,TH | Low to high |  | 1.95 | 2.025 | 2.07 | V |
|  |  | Hysteresis |  |  | 25 |  | mV |
| ON Propagation Delay | ton | 10 mV overdrive |  |  | 50 |  | $\mu \mathrm{s}$ |
| ON Input Bias Current | IBON | $\mathrm{V}_{\mathrm{IN} 1}=\mathrm{V}_{\mathrm{IN} 2}=+13.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{ON}}<4.5 \mathrm{~V}$ |  | 0.03 |  | $\mu \mathrm{A}$ |
|  |  |  | VON $>4.5 \mathrm{~V}$ |  | 100 |  |  |
|  |  |  | V ON $=4 \mathrm{~V}$ |  | 0.03 | 1 |  |
| ON Pulse-Width Low | tunLATCH | To unlatch after a latched fault |  | 100 |  |  | $\mu \mathrm{s}$ |
| DIGITAL OUTPUT (PGOOD) |  |  |  |  |  |  |  |
| Output Leakage Current |  | VPGOOD $=13.2 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Output-Voltage Low | VOL | ISINK $=1 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| PGOOD Delay | tpGDLY | After tstart, MON_ = VIN_ |  |  | 0.75 |  | ms |
| OUTPUT VOLTAGE MONITORS (MON1, MON2) |  |  |  |  |  |  |  |
| MON_ Trip Threshold | $\mathrm{V}_{\mathrm{MON}}$ | Overvoltage |  | 655 | 687 | 710 | mV |
|  |  | Undervoltage |  | 513 | 543 | 567 |  |
| MON_ Glitch Filter |  |  |  |  | 20 |  | $\mu \mathrm{s}$ |
| MON_ Input Bias Current |  | $\mathrm{V}_{\mathrm{MON}}$ = $=600 \mathrm{mV}$ |  |  | 0.03 |  | $\mu \mathrm{A}$ |
| UNDERVOLTAGE LOCKOUT (UVLO) |  |  |  |  |  |  |  |
| UVLO Threshold | VUVLO | Startup is initiated when this threshold is reached by $\mathrm{V}_{\mathrm{IN} 1}$ or $\mathrm{V}_{\mathrm{IN} 2}, \mathrm{~V}_{\mathrm{ON}}>0.8 \mathrm{~V}$, $\mathrm{V}_{\mathrm{IN}}$ increasing |  | 2.1 | 2.4 | 2.67 | V |
|  |  | Hysteresis |  |  | 100 |  | mV |
| UVLO Glitch Filter Reset Time |  | $\mathrm{V}_{1 \mathrm{~N}_{-}}=0 \mathrm{~V}$, to unlatch after a fault |  | 100 |  |  | $\mu \mathrm{s}$ |
| UVLO to Startup Delay | tD,UVLO | VIN_step from 0 to 2.8 V |  | 18 | 37.5 | 64 | ms |
| SHUTDOWN RESTART |  |  |  |  |  |  |  |
| Autoretry Delay | tretry | Delay time to restart after a fault shutdown MAX5904/MAX5906/MAX5908 |  | $64 \times$ tstart |  |  | ms |
| UNCOMMITTED COMPARATOR |  |  |  |  |  |  |  |
| INC+ Trip Threshold Voltage | $\mathrm{V}_{\mathrm{C}, \mathrm{TH}}$ | Low to high |  | 1.206 | 1.25 | 1.290 | V |
|  |  | Hysteresis |  |  | 10 |  | mV |
| Propagation Delay |  | 10mV overdrive |  |  | 50 |  | $\mu \mathrm{s}$ |
| OUTC Voltage Low | VOL | $\mathrm{ISINK}=1 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| INC+ Bias Current |  | VINC+ $=5 \mathrm{~V}$ |  |  | 0.02 | 1 | $\mu \mathrm{A}$ |
| OUTC Leakage Current | Ioutc | V ${ }_{\text {OUTC }}=13.2 \mathrm{~V}$ |  |  | 0.02 | 1 | $\mu \mathrm{A}$ |

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{1 \mathrm{~N}_{-}}=+1 \mathrm{~V}\right.$ to +13.2 V provided at least one supply is higher than $+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{ON}}=+2.7 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{IN} 1}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=+3.3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |  |
| IN_ Input Voltage Range (Note 2) | $\mathrm{V}_{\text {IN }}$ | Other $\mathrm{V}_{\mathrm{IN}}=+2.7 \mathrm{~V}$ |  | 1.0 |  | 13.2 | V |
| Supply Current | IIN | l IN1 + IIN2 |  |  | 1.2 | 2.9 | mA |
| CURRENT CONTROL |  |  |  |  |  |  |  |
| Slow-Comparator Threshold <br> (VIN - VSENSE) (Note 3) | VSC,TH | MAX5904/MAX5905 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 22.5 | 25 | 27.5 | mV |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20.5 |  | 27.5 |  |
|  |  | MAX5906-MAX5909 | LIM = GND | 22.5 | 25 | 27.5 |  |
|  |  |  | RLIM $=300 \mathrm{k} \Omega$ | 80 | 100 | 125 |  |
| Slow-Comparator Response Time (Note 4) | tSCD | 1 mV overdrive |  | 3 |  |  | ms |
|  |  | 50 mV overdrive |  | 110 |  |  | $\mu \mathrm{s}$ |
| Fast-Comparator Threshold | $\mathrm{V}_{\text {SU,TH }}$ | VIN_ - VSENSE_; during startup |  | $2 \times \mathrm{VSC}, \mathrm{TH}$ |  |  | mV |
|  | $\mathrm{V}_{\text {FC, TH }}$ | VIN_ - VSENSE_; normal operation |  | $4 \times \mathrm{VSC}$, TH |  |  |  |
| Fast-Comparator Response Time | tFCD | 10 mV overdrive, from overload condition |  | 260 |  |  | ns |
| SENSE Input Bias Current | IB SEN | $\mathrm{V}_{\text {SEN }}=\mathrm{V}_{\text {IN }}$ |  |  | 0.03 | 6 | $\mu \mathrm{A}$ |
| MOSFET DRIVER |  |  |  |  |  |  |  |
| Startup Period (Note 5) | tSTART | RTIM $=100 \mathrm{k} \Omega$ |  | 7.1 | 10.8 | 15.5 | ms |
|  |  | $\mathrm{R}_{\text {TIM }}=4 \mathrm{k} \Omega$ (minimum value) |  | 0.31 | 0.45 | 0.58 |  |
|  |  | TIM floating for MAX5906-MAX5909 fixed for MAX5904/MAX5905 |  | 3.9 | 9 | 16.0 |  |
| Average Gate Current | IGATE | Charging, VGATE $=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=+10 \mathrm{~V}$ (Note 5) |  | 80 | 100 | 130 | $\mu \mathrm{A}$ |
|  |  | Weak discharge, during startup when current limit is active or when $0.4 \mathrm{~V}<\mathrm{VON}<0.8 \mathrm{~V}$ |  | 100 |  |  | $\mu \mathrm{A}$ |
|  |  | Strong discharge, triggered by a fault or when VON < 0.4V |  | 3 |  |  | mA |
| Gate-Drive Voltage | Vdrive | $\mathrm{V}_{\text {GATE- }}-\mathrm{V}_{\text {IN_ }}, \mathrm{I}_{\text {GATE- }}<1 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }} \geq 3 \mathrm{~V}$ |  | 4.8 | 5.4 | 5.8 | V |
|  |  | $\mathrm{V}_{\text {GATE_- }}-\mathrm{V}_{\text {IN_, }}$, IGATE- $<1 \mu \mathrm{~A}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 3 \mathrm{~V}$ |  | 3.6 |  | 5.8 |  |
| ON COMPARATOR |  |  |  |  |  |  |  |
| Fast Pulldown ON Threshold | VONFP, TH | Low to high |  | 0.375 | 0.4 | 0.425 | V |
|  |  | Hysteresis |  | 25 |  |  | mV |
| Channel 1 ON Threshold | VON1,TH | Low to high |  | 0.79 | 0.825 | 0.85 | V |
|  |  | Hysteresis |  | 25 |  |  | mV |
| Channel 2 ON Threshold | VON2,TH | Low to high |  | 1.93 | 2.025 | 2.07 | V |
|  |  | Hysteresis |  | 25 |  |  | mV |
| ON Propagation Delay | ton | 10mV overdrive |  | 50 |  |  | $\mu \mathrm{s}$ |

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{1 \mathrm{~N}_{-}}=+1 \mathrm{~V}\right.$ to +13.2 V provided at least one supply is higher than $+2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{ON}}=+2.7 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{IN} 1}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=+3.3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON Input Bias Current | IBON | $\mathrm{V}_{\text {IN1 }}=\mathrm{V}_{\text {IN2 }}=+13.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{ON}}<4.5 \mathrm{~V}$ |  | 0.03 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{ON}}>4.5 \mathrm{~V}$ |  | 100 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{ON}}=4 \mathrm{~V}$ |  | 0.03 | 1 |  |
| ON Pulse-Width Low | tunLatch | To unlatch after a latched fault |  | 100 |  |  | $\mu \mathrm{s}$ |
| DIGITAL OUTPUT (PGOOD) |  |  |  |  |  |  |  |
| Output Leakage Current |  | $\mathrm{V}_{\text {PGOOD }}=13.2 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Output-Voltage Low | VOL | ISINK $=1 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| PGOOD Delay | tPGDLY | After tstart, MON_ = VIN_ |  |  | 0.75 |  | ms |
| OUTPUT VOLTAGE MONITORS (MON1, MON2) |  |  |  |  |  |  |  |
| MON_ Trip Threshold | $\mathrm{V}_{\mathrm{MON}}$ | Overvoltage |  | 655 | 687 | 710 | mV |
|  |  | Undervoltage |  | 513 | 543 | 567 |  |
| MON_ Glitch Filter |  |  |  |  | 20 |  | $\mu \mathrm{s}$ |
| MON_ Input Bias Current |  | $\mathrm{V}_{\mathrm{MON}}=600 \mathrm{mV}$ |  | 0.03 |  |  | $\mu \mathrm{A}$ |
| UNDERVOLTAGE LOCKOUT (UVLO) |  |  |  |  |  |  |  |
| UVLO Threshold | VUVLO | Startup is initiated when this threshold is reached by $\mathrm{V}_{\mathrm{IN} 1}$ or $\mathrm{V}_{\mathrm{IN} 2}, \mathrm{~V}_{\mathrm{ON}}>0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}$ increasing |  | 2.1 | 2.4 | 2.67 | V |
|  |  | Hysteresis |  | 100 |  |  | mV |
| UVLO Glitch Filter Reset Time |  | $\mathrm{V}_{1 \mathrm{~N}_{-}}=0 \mathrm{~V}$, to unlatch after a fault |  | 100 |  |  | $\mu \mathrm{s}$ |
| UVLO to Startup Delay | tD,UVLO | VIN_step from 0 to 2.8 V |  | 18 | 37.5 | 64 | ms |
| SHUTDOWN RESTART |  |  |  |  |  |  |  |
| Autoretry Delay | tretry | Delay time to restart after a fault shutdown MAX5904/MAX5906/MAX5908 |  | $64 \times$ tsTART |  |  | ms |
| UNCOMMITTED COMPARATOR |  |  |  |  |  |  |  |
| INC+ Trip Threshold Voltage | $\mathrm{V}_{\mathrm{C}, \mathrm{TH}}$ | Low to high |  | 1.206 | 1.25 | 1.290 | V |
|  |  | Hysteresis |  |  | 10 |  | mV |
| Propagation Delay |  | 10mV overdrive |  |  | 50 |  | $\mu \mathrm{s}$ |
| OUTC Voltage Low | Vol | ISINK $=1 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| INC+ Bias Current |  | VINC+ $=5 \mathrm{~V}$ |  |  | 0.02 | 1 | $\mu \mathrm{A}$ |
| OUTC Leakage Current | IOUTC | VOUTC $=13.2 \mathrm{~V}$ |  |  | 0.02 | 1 | $\mu \mathrm{A}$ |

Note 1: Limits are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$. Limits at $0^{\circ} \mathrm{C}$ and $-40^{\circ}$ are guaranteed by characterization and are not production tested.
Note 2: $\mathrm{V}_{\mathrm{IN}}$ rising slew rate must be less than $0.2 \mathrm{~V} / \mu \mathrm{s}$.
Note 3: The MAX5906-MAX5909 slow-comparator threshold is adjustable. V SC,TH $=$ RLIM $\times 0.25 \mu \mathrm{~A}+25 \mathrm{mV}$ (see the Typical Operating Characteristics).
Note 4: The current-limit slow-comparator response time is weighted against the amount of overcurrent; the higher the overcurrent condition, the faster the response time. See the Typical Operating Characteristics.
Note 5: The startup period (tSTART) is the time during which the slow comparator is ignored and the device acts as a current limiter by regulating the sense current with the fast comparator. See the Startup Period section.

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

(Typical Operating Circuits, Q1 $=\mathrm{Q} 2=$ Fairchild FDB7090L, $\mathrm{V}_{\mathrm{IN} 1}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Channels 1 and 2 are identical in performance. Where characteristics are interchangeable, channels 1 and 2 are referred to as $X$ and $Y$.)


## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

Typical Operating Characteristics (continued)
(Typical Operating Circuits, Q1 = Q2 = Fairchild FDB7090L, $\mathrm{V}_{\mathrm{IN} 1}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Channels 1 and 2 are identical in performance. Where characteristics are interchangeable, channels 1 and 2 are referred to as X and Y .)


## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

(Typical Operating Circuits, Q1 = Q2 = Fairchild FDB7090L, $\mathrm{V}_{\mathrm{IN} 1}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Channels 1 and 2 are identical in performance. Where characteristics are interchangeable, channels 1 and 2 are referred to as $X$ and $Y$.)


Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX5904/ MAX5905 | MAX5906MAX5909 |  |  |
| - | 1 | PGOOD | Open-Drain Status Output. High impedance when startup is complete and no faults are detected. Actively held low during startup and when a fault is detected. |
| - | 2 | TIM | Startup Timer Setting. Connect a resistor from TIM to GND to set the startup period. Leave TIM unconnected for the default startup period of 9 ms . |
| 1 | 3 | IN1 | Channel 1 Supply Input. Connect to a supply voltage from 1V to 13.2 V . Connect a $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor from IN1 to GND to filter high-frequency noise. |
| 2 | 4 | SENSE1 | Channel 1 Current-Sense Input. Connect RSENSE1 from IN1 to SENSE1. |
| 3 | 5 | GATE1 | Channel 1 Gate-Drive Output. Connect to gate of external n-channel MOSFET. |
| 4 | 6 | GND | Ground |
| - | 7 | LIM1 | Channel 1 Current-Limit Setting. Connect a resistor from LIM1 to GND to set current-trip level. Connect to GND for the default 25 mV threshold. |
| - | 8 | MON1 | Channel 1 Output Voltage Monitor. Window comparator input. Connect through a resistive-divider from OUT1 to GND to set the channel 1 overvoltage and undervoltage thresholds. Connect to IN1 to disable. |
| - | 9 | MON2 | Channel 2 Output Voltage Monitor. Window comparator input. Connect through a resistive-divider from OUT2 to ground to set the channel 2 overvoltage and undervoltage thresholds. Connect to IN2 to disable. |

# Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers 

Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :--- |
| $\begin{array}{c}\text { MAX5904/ } \\ \text { MAX5905 }\end{array}$ | $\begin{array}{c}\text { MAX5906- } \\ \text { MAX5909 }\end{array}$ |  |  | \(\left.\begin{array}{l}Channel 2 Current-Limit Setting. Connect a resistor from LIM2 to GND to set <br>

current-trip level. Connect to GND for the default 25mV threshold.\end{array}\right]\)

## Detailed Description

The MAX5904-MAX5909 are circuit breaker ICs for hotswap applications where a line card is inserted into a live backplane. These devices hot swap supplies ranging from +1 V to +13.3 V , provided one supply is at or above 2.7V. Normally, when a line card is plugged into a live backplane, the card's discharged filter capacitors provide low impedance that can momentarily cause the main power supply to collapse. The MAX5904MAX5909 reside either on the backplane or on the removable card to provide inrush current limiting and short-circuit protection. This is achieved by using external n-channel MOSFETs, external current-sense resistors, and two on-chip comparators. Figure 1 shows the MAX5906-MAX5909 functional diagram.
The MAX5904/MAX5905 have a fixed startup period and current-limit threshold. The startup period and cur-rent-limit threshold of the MAX5906-MAX5909 can be adjusted with external resistors.

## Startup Period

RTim sets the duration of the startup period for the MAX5906-MAX5909 from 0.4 ms to 50 ms (see the Setting the Startup Period, RTIM section). The duration of the startup period is fixed at 9 ms for the MAX5904/ MAX5905. The startup period begins after the following three conditions are met:

1) VIN1 or VIN2 exceeds the UVLO threshold (2.4V) for the UVLO to startup delay ( 37.5 ms ).
2) VoN exceeds the channel 1 ON threshold ( 0.825 V ). VoN should be delayed from the application of a steep rising edge at $\operatorname{IN}$ _ by inserting a minimum RC time delay of $20 \mu \mathrm{~s}$.
3) The device is not latched or in its autoretry delay. (See Latched and Autoretry Fault Management section.)
The MAX5904-MAX5909 limit the load current if an overcurrent fault occurs during startup. The slow comparator is disabled during the startup period and the load current can be limited in two ways:
4) Slowly enhancing the MOSFETs by limiting the MOSFET gate charging current
5) Limiting the voltage across the external currentsense resistor.
During the startup period, the gate drive current is typically $100 \mu \mathrm{~A}$ and decreases with the increase of the gate voltage (see the Typical Operating Characteristics). This allows the controller to slowly enhance the MOSFETs. If the fast comparator detects an overcurrent, the MAX5904-MAX5909 regulate the gate voltage to ensure that the voltage across the sense resistor does not exceed VSU,TH. This effectively regulates the inrush current during startup. Figure 2 shows the startup waveforms. PGOOD goes high impedance 0.75 ms after the startup period if no fault condition is present.

VariableSpeed/BiLevel Fault Protection VariableSpeed/BiLevel fault protection incorporates two comparators with different thresholds and response times to monitor the load current (Figure 9). During the startup period, protection is provided by limiting the load current. Protection is provided in normal operation (after the startup period has expired) by discharging both MOSFET gates with a strong 3mA pulldown current in response to a fault condition. After a fault, PGOOD is pulled low, the MAX5905/MAX5907/ MAX5909 stay latched off and the MAX5904/MAX5906/ MAX5908 automatically restart.

Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers


Figure 1. MAX5906-MAX5909 Functional Diagram
$\qquad$

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers



Figure 2. Startup Waveforms

Slow-Comparator Startup Period The slow comparator is disabled during the startup period while the external MOSFETs are turning on. Disabling the slow comparator allows the device to ignore the higher-than-normal inrush current charging the board capacitors when a card is first plugged into a live backplane.

## Slow-Comparator Normal Operation

After the startup period is complete the slow comparator is enabled and the device enters normal operation. The comparator threshold voltage (VSC,TH) is fixed at 25 mV for the MAX5904/MAX5905 and is adjustable from 25 mV to 100 mV for the MAX5906-MAX5909. The slow-comparator response time decreases to a minimum of $110 \mu$ s with a large overdrive voltage (Figure 9). Response time is 3 ms for a 1 mV overdrive. The variable speed response time allows the MAX5904-MAX5909 to ignore low-amplitude momentary glitches, thus increasing system noise immunity. After an extended overcurrent condition, a fault is generated, PGOOD is pulled low, and the MOSFET gates are discharged with a strong 3 mA pulldown current.

Fast-Comparator Startup Period
During the startup period the fast comparator regulates the gate voltage to ensure that the voltage across the sense resistor does not exceed $\mathrm{V}_{\text {SU }}, \mathrm{TH}$. The startup
fast-comparator threshold voltage ( V SU,TH) is scaled to two times the slow-comparator threshold (VSC,TH).

Fast-Comparator Normal Operation
In normal operation, if the load current reaches the fastcomparator threshold, a fault is generated, PGOOD is pulled low, and the MOSFET gates are discharged with a strong 3 mA pulldown current. This happens in the event of a serious current overload or a dead short. The fast-comparator threshold voltage ( $\mathrm{VFC}_{\mathrm{FC}, \mathrm{TH}}$ ) is scaled to four times the slow-comparator threshold (VSC,TH). This comparator has a fast response time of 260ns (Figure 9).

## Undervoltage Lockout (UVLO)

The undervoltage lockout prevents the MAX5904MAX5909 from turning on the external MOSFETs until one input voltage exceeds the UVLO threshold (2.4V) for tD,UVLO. The MAX5904-MAX5909 use power from the higher input voltage rail for the charge pumps. This allows for more efficient charge-pump operation. The UVLO protects the external MOSFETs from an insufficient gate drive voltage. tD,UVLO ensures that the board is fully inserted into the backplane and that the input voltages are stable. Any input voltage transient on both supplies below the UVLO threshold will reinitiate the tD,UVLO and the startup period.

## Latched and Autoretry Fault Management

 The MAX5905/MAX5907/MAX5909 latch the external MOSFETs off when a fault is detected. Toggling ON below 0.4 V or one of the supply voltages below the UVLO threshold for at least $100 \mu$ s clears the fault latch and reinitiates the startup period. Similarly, the MAX5904/MAX5906/MAX5908 turn the external MOSFETs off when a fault is detected then automatically restart after the autoretry delay that is internally set to 64 times tSTART. During the autoretry delay, toggling ON below 0.4 V does not clear the fault. The autoretry can be overridden causing the startup period to begin immediately by toggling one of the supply voltages below the UVLO threshold.
## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

$\qquad$


Figure 3. Power-Up with ON Pin Control (At Least One VIN_ is > VUVLO)
$\qquad$

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

Timing Diagrams (continued)


Figure 4. Power-Down when an Overcurrent Fault Occurs


Figure 5. Power-Down when a Short-Circuit Fault Occurs

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers



Figure 6. Power-Down when an Undervoltage/Overvoltage Fault Occurs (MAX5906/MAX5907)


Figure 7. Fault Report when an Undervoltage/Overvoltage Fault Occurs (MAX5908/MAX5909)
$\qquad$

# Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers 

Timing Diagrams (continued)


Figure 8. Power-Up with Undervoltage Lockout Delay (VON $=2.7 \mathrm{~V}$, the Other VIN_ is Below VUVLO)

# Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers 

Output Voltage Monitor
The MAX5905-MAX5909 monitor the output voltages with the MON1 and MON2 window comparator inputs. These voltage monitors are enabled after the startup period. Once enabled, the voltage monitor detects a fault if $\mathrm{VMON}_{\mathrm{M}}$ is less than 543 mV or greater than 687 mV . If an output voltage fault is detected PGOOD pulls low. When the MAX5906/MAX5907 detect an output voltage fault on either MON1 or MON2, the fault is latched and both external MOSFET gates are discharged at 3mA. When the MAX5908/MAX5909 detect an output voltage fault the external MOSFET gates are not affected. The MAX5908/MAX5909 PGOOD goes high impedance when the output voltage fault is removed. The voltage monitors do not react to output glitches of less than $20 \mu \mathrm{~s}$. A capacitor from MON_ to GND increases the effective glitch filter time. Connect MON1 to IN1 and MON2 to IN2 to disable the output voltage monitors.

## Status Output (PGOOD)

The status output is an open-drain output that pulls low in response to one of the following conditions:

- Forced off (ON < 0.8V)
- Overcurrent fault
- Output voltage fault

PGOOD goes high impedance 0.75 ms after the device enters normal operation and no faults are present (Table 1).

## Applications Information

## Component Selection

n-Channel MOSFET
Select the external MOSFETs according to the application's current levels. Table 2 lists some recommended components. The MOSFET's on-resistance (RDS(ON))
should be chosen low enough to have a minimum voltage drop at full load to limit the MOSFET power dissipation. High RDS(ON) causes output ripple if there is a pulsating load. Determine the device power rating to accommodate a short-circuit condition on the board at startup and when the device is in automatic-retry mode (see the MOSFET Thermal Considerations section).
Using the MAX5905/MAX5907/MAX5909 in latched mode allows the use of MOSFETs with lower power ratings. A MOSFET typically withstands single-shot pulses with higher dissipation than the specified package rating. Table 3 lists some recommended manufacturers and components.

## Sense Resistor

The slow-comparator threshold voltage is set at 25 mV for the MAX5904/MAX5905 and is adjustable from 25 mV to 100 mV for the MAX5906-MAX5909. Select a sense resistor that causes a drop equal to the slowcomparator threshold voltage at a current level above the maximum normal operating current. Typically, set the overload current at 1.2 to 1.5 times the nominal load current. The fast-comparator threshold is four times the slow-comparator threshold in normal operating mode. Choose the sense resistor power rating to be greater than (IOVERLOAD) ${ }^{2} \times$ VSC,TH.

Slow-Comparator Threshold, RLIM The slow-comparator threshold voltage of the MAX5904/MAX5905 is fixed at 25 mV and adjustable from 25 mV to 100 mV for the MAX5906-MAX5909.
The adjustable slow-comparator threshold of the MAX5906-MAX5909 allows designers to fine-tune the current-limit threshold for use with standard value sense resistors. Low slow-comparator thresholds allow for increased efficiency by reducing the power dissipated by the sense resistor. Furthermore, the low 25 mV

## Table 1. Status Output Truth Table

| DEVICE IN <br> UVLO DELAY <br> PERIOD | DEVICE IN <br> STARTUP <br> PERIOD | ON | OVERCURRENT <br> FAULT | OVER/UNDER- <br> VOLTAGE <br> FAULT | PART IN RETRY-TIMEOUT <br> PERIOD OR LATCHED OFF | PGOOD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Yes | X | X | X | X | X | X |
| X | Yes | X | X | X | X | Low |
| X | X | Low | X | X | X | Low |
| X | X | X | Yes | X | X |  |
| X | X | X | X | Yes | Low |  |
| X | X | X | X | X | Yes | Low |
| No | No | High | No | No | No | Low |
| High |  |  |  |  |  |  |

[^0]
# Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers 

## Table 2. Recommended n-Channel MOSFETs

| PART NUMBER | MANUFACTURER | DESCRIPTION |
| :---: | :---: | :---: |
| IRF7413 | International Rectifier | $11 \mathrm{~m} \Omega, 8 \mathrm{SO}, 30 \mathrm{~V}$ |
| IRF7401 |  | 22ms, 8 SO, 20V |
| IRL3502S |  | $6 \mathrm{~m} \Omega$, D2PAK, 20 V |
| MMSF3300 | Motorola | $20 \mathrm{~m} \Omega, 8 \mathrm{SO}, 30 \mathrm{~V}$ |
| MMSF5N02H |  | $30 \mathrm{~m} \Omega$, $8 \mathrm{SO}, 20 \mathrm{~V}$ |
| MTB60N05H |  | $14 \mathrm{~m} \Omega$, D2PAK, 50 V |
| FDS6670A | Fairchild | $10 \mathrm{~m} \Omega, 8 \mathrm{SO}, 30 \mathrm{~V}$ |
| NDS8426A |  | $13.5 \mathrm{~m} \Omega, 8 \mathrm{SO}, 20 \mathrm{~V}$ |
| FDB8030L |  | $4.5 \mathrm{~m} \Omega$, D2PAK, 30V |

slow-comparator threshold is beneficial when operating with supply rails down to 1 V because it allows a small percentage of the overall output voltage to be used for current sensing. The VariableSpeed/BiLevel fault protection feature offers inherent system immunity against load transients and noise. This allows the slow-comparator threshold to be set close to the maximum normal operating level without experiencing nuisance faults. Typically, set the overload current at 1.2 to 1.5 times the nominal load current. To adjust the slow-comparator threshold calculate RLIM as follows:

$$
\mathrm{R}_{\mathrm{LIM}}=\frac{\mathrm{V}_{\mathrm{TH}}-25 \mathrm{mV}}{0.25 \mu \mathrm{~A}}
$$

where $\mathrm{V}_{\mathrm{TH}}$ is the desired slow-comparator threshold voltage.

Setting the Startup Period, RTim The startup period (tSTART) of the MAX5904/MAX5905 is fixed at 9 ms , and adjustable from 0.4 ms to 50 ms for the MAX5906-MAX5909. The adjustable startup period of the MAX5906-MAX5909 systems can be customized for MOSFET gate capacitance and board capacitance (CBOARD). The startup period is adjusted with the resistance connected from TIM to GND (RTIM). RTim must be
between $4 \mathrm{k} \Omega$ and $500 \mathrm{k} \Omega$. The MAX5906-MAX5909 startup period has a default value of 9 ms when TIM is left floating. Calculate RTim with the following equation:

$$
R_{\text {TIM }}=\frac{t_{\text {START }}}{128 \times 800 \mathrm{pF}}
$$

where tSTART is the desired startup period.
There are two ways of completing the startup sequence. Case A describes a startup sequence that slowly turns on the MOSFETs by limiting the gate charge. Case B uses the current-limiting feature and turns on the MOSFETs as fast as possible while still preventing a high inrush current. The output voltage ramp-up time (tON) is determined by the longer of the two timings, case A and case B. Set the MAX5906MAX5909 startup timer tSTART to be longer than ton to guarantee enough time for the output voltage to settle.

Case A: Slow Turn-On (Without Current Limit)
There are two ways to turn on the MOSFETs without reaching the fast-comparator current limit:

If the board capacitance (CboARD) is small, the inrush current is low.

If the gate capacitance is high, the MOSFETs turn on slowly.
In both cases, the turn-on time is determined only by the charge required to enhance the MOSFET. The small gate-charging current of $100 \mu \mathrm{~A}$ effectively limits the output voltage dV/dt. Connecting an external capacitor between GATE and GND extends turn-on time. The time required to charge/discharge a MOSFET is as follows:

$$
\mathrm{t}=\frac{\mathrm{C}_{\mathrm{GATE}} \times \Delta \mathrm{V}_{\mathrm{GATE}}+\mathrm{Q}_{\mathrm{GATE}}}{\mathrm{I}_{\mathrm{GATE}}}
$$

where:
CGATE is the external gate to ground capacitance (Figure 4)
$\Delta \mathrm{V}$ GATE is the change in gate voltage

Table 3. Component Manufacturers

| COMPONENT | MANUFACTURER | PHONE | WEBSITE |
| :--- | :--- | :--- | :--- |
| Sense Resistors | Dale-Vishay | $402-564-3131$ | www.vishay.com |
|  | IRC | $704-264-8861$ | www.irctt.com |
| MOSFETs | International Rectifier | $310-233-3331$ | www.irf.com |
|  | Fairchild | $888-522-5372$ | www.fairchildsemi.com |
|  | Motorola | $602-244-3576$ | www.mot-sps.com/ppd |

# Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers 

QGATE is the MOSFET total gate charge IGATE is the gate charging/discharging current In this case, the inrush current depends on the MOSFET gate-to-drain capacitance (Crss) plus any additional capacitance from gate to GND (CGATE), and on any load current (ILOAD) present during the startup period.

$$
I_{\text {INRUSH }}=\frac{C_{\text {BOARD }}}{C_{\text {rss }}+C_{G A T E}} \times I_{\text {GATE }}+I_{\text {LOAD }}
$$

## Example: Charging and discharging times using the Fairchild FDB7030L MOSFET

If VIN1 $=5 \mathrm{~V}$ then GATE1 charges up to 10.4 V ( $\mathrm{V}_{\text {IN1 }}+$ VDRIVE), therefore $\Delta \mathrm{VGATE}=10.4 \mathrm{~V}$. The manufacturer's data sheet specifies that the FDB7030L has approximately 60 nC of gate charge and Crss $=600 \mathrm{pF}$. The MAX5904-MAX5909 have a $100 \mu \mathrm{~A}$ gate-charging current and a $100 \mu \mathrm{~A}$ weak discharging current or 3 mA strong discharging current.
CBOARD $=6 \mu \mathrm{~F}$ and the load does not draw any current during the startup period.
With no gate capacitor the inrush current, charge, and discharge times are:

$$
\begin{aligned}
& I_{\text {INRUSH }}=\frac{6 \mu \mathrm{~F}}{600 \mathrm{pF}+0} \times 100 \mu \mathrm{~A}+0=1 \mathrm{~A} \\
& t_{\text {CHARGE }}=\frac{0 \times 10.4 \mathrm{~V}+60 \mathrm{nC}}{100 \mu \mathrm{~A}}=0.6 \mathrm{~ms} \\
& \text { t DISCHARGE_SLOW }^{0.0 \times 10.4 \mathrm{~V}+60 \mathrm{nC}} \frac{100 \mu \mathrm{~A}}{}=0.6 \mathrm{~ms} \\
& t_{\text {DISCHARGE_FAST }}=\frac{0 \times 10.4 \mathrm{~V}+60 \mathrm{nC}}{3 \mathrm{~mA}}=0.02 \mathrm{~ms}
\end{aligned}
$$

With a 22 nF gate capacitor the inrush current, charge, and discharge times are:

$$
\begin{aligned}
& \text { INRUSH }=\frac{6 \mu \mathrm{~F}}{600 \mathrm{pF}+22 \mathrm{nF}} \times 100 \mu \mathrm{~A}+0=26.5 \mathrm{~mA} \\
& \mathrm{t}_{\text {CHARGE }}=\frac{22 \mathrm{nF} \times 10.4 \mathrm{~V}+60 \mathrm{nC}}{100 \mu \mathrm{~A}}=2.89 \mathrm{~ms} \\
& \text { t }_{\text {DISCHARGE_SLOW }}=\frac{22 \mathrm{nF} \times 10.4 \mathrm{~V}+60 \mathrm{nC}}{100 \mu \mathrm{~A}}=2.89 \mathrm{~ms} \\
& \text { t }_{\text {DISCHARGE_FAST }}=\frac{22 \mathrm{nF} \times 10.4 \mathrm{~V}+60 \mathrm{nC}}{3 \mathrm{~mA}}=0.096 \mathrm{~ms}
\end{aligned}
$$

## Case B: Fast Turn-On (With Current Limit)

In applications where the board capacitance (CBOARD) is high, the inrush current causes a voltage drop across RSENSE that exceeds the startup fast-comparator threshold. The fast comparator regulates the voltage across the sense resistor to VSU,TH. This effectively regulates the inrush current during startup. In this case, the current charging CBOARD can be considered constant and the turn-on time is:

$$
\mathrm{t}_{\mathrm{ON}}=\frac{\mathrm{C}_{\mathrm{BOARD}} \times \mathrm{V}_{\text {IN }} \times R_{\text {SENSE }}}{\mathrm{V}_{\text {SU,TH }}}
$$

The maximum inrush current in this case is:

$$
I_{\text {INRUSH }}=\frac{V_{\text {SU,TH }}}{R_{\text {SENSE }}}
$$

Figures 2-8 show the waveforms and timing diagrams for a startup transient with current regulation. (See the Typical Operating Characteristics.) When operating under this condition, an external gate capacitor is not required.

ON Comparator
The ON comparator controls the on/off function of the MAX5904-MAX5909. ON is the input to a precision three-level voltage comparator that allows individual control over channel 1 and channel 2. Drive ON high (>2.025V) to enable channel 1 and channel 2. Pull ON low ( $<0.4 \mathrm{~V}$ ) to disable both channels. To enable channel 1 only, VoN must be between the channel 1 ON threshold ( 0.825 V ) and the channel 2 ON threshold (2.025V). The device can be turned off slowly, reducing inductive kickback, by forcing ON between 0.4 V and 0.825 V until the gates are discharged. The ON comparator is ideal for power sequencing (Figure 11).
Note that a minimum RC time delay of $20 \mu \mathrm{~s}$ is applied to the steeply rising voltage at $\operatorname{IN}$ _ before the input voltage reaches the ON_ terminal. This allows internal circuits to stabilize prior to the signal arriving at the $\mathrm{ON}_{-}$ terminal.

## Uncommitted Comparator

The MAX5906-MAX5909 feature an uncommitted comparator that increases system flexibility. This comparator can be used for voltage monitoring, or for generating a power-on reset signal for on-card microprocessors (Figure 12).
The uncommitted comparator output (OUTC) is open drain and is pulled low when the comparator input voltage (VINC+) is below its threshold voltage ( 1.236 V ).

# Low－Voltage，Dual Hot－Swap Controllers／Power Sequencers 



Figure 9．VariableSpeed／BiLevel Response

＊OPTIONAL COMPONENTS（SEE THE ON COMPARATOR SECTION）．

Figure 10．Operating with an External Gate Capacitor

OUTC is high impedance when VINC＋is greater than 1．236V．

## Using the MAX5904－MAX5909 on the Backplane

 Using the MAX5904－MAX5909 on the backplane allows multiple cards with different input capacitance to be inserted into the same slot even if the card does nothave on－board hot－swap protection．The startup period can be triggered if IN is connected to ON through a trace on the card（Figure 13）．

Input Transients
The voltage at IN1 or IN2 must be above the UVLO dur－ ing inrush and fault conditions．When a short－circuit condition occurs on the board，the fast comparator trips causing the external MOSFET gates to be dis－ charged at 3mA．The main system power supply must be able to sustain a temporary fault current，without dropping below the UVLO threshold of 2.4 V ，until the external MOSFET is completely off．If the main system power supply collapses below UVLO，the MAX5904－MAX5909 will force the device to restart once the supply has recovered．The MOSFET is turned off in a very short time resulting in a high di／dt．The backplane delivering the power to the external card must have low inductance to minimize voltage tran－ sients caused by this high di／dt．

## MOSFET Thermal Considerations

During normal operation，the external MOSFETs dissi－ pate little power．The MOSFET $\operatorname{RDS}(O N)$ is low when the MOSFET is fully enhanced．The power dissipated in normal operation is $P D=l_{L O A D}{ }^{2} \times \operatorname{RDS}(O N)$ ．The most power dissipation occurs during the turn－on and turn－ off transients when the MOSFETs are in their linear regions．Take into consideration the worst－case sce－ nario of a continuous short－circuit fault，consider these two cases：

1）The single turn－on with the device latched after a fault（MAX5905／MAX5907／MAX5909）

2）The continuous automatic retry after a fault （MAX5904／MAX5906／MAX5908）

MOSFET manufacturers typically include the package thermal resistance from junction to ambient（R⿴囗⿱一一 ${ }^{\prime}$ ）and thermal resistance from junction to case（ $R_{\theta J C}$ ）which determine the startup time and the retry duty cycle（ $\mathrm{d}=$ tSTART／tRETRY）．Calculate the required transient ther－ mal resistance with the following equation：

$$
Z_{\theta J A(M A X)} \leq \frac{T_{\text {JMAX }}-T_{A}}{V_{I N} \times I_{S T A R T}}
$$

where ISTART $=$ VSU，TH $/$ RSENSE

## Layout Considerations

To take full tracking advantage of the switch response time to an output fault condition，it is important to keep all traces as short as possible and to maximize the high－current trace dimensions to reduce the effect of undesirable parasitic inductance．Place the MAX5904－

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers



Figure 11. Power Sequencing: Channel 2 Turns On tDELAY After Channel 1

MAX5909 close to the card's connector. Use a ground plane to minimize impedance and inductance. Minimize the current-sense resistor trace length ( $<10 \mathrm{~mm}$ ), and ensure accurate current sensing with Kelvin connections (Figure 14).

When the output is short circuited, the voltage drop across the external MOSFET becomes large. Hence, the power dissipation across the switch increases, as does the die temperature. An efficient way to achieve
good power dissipation on a surface-mount package is to lay out two copper pads directly under the MOSFET package on both sides of the board. Connect the two pads to the ground plane through vias, and use enlarged copper mounting pads on the top side of the board. See MAX5908 EV Kit.

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers



Figure 12. Power-On Reset


Figure 13. Using the MAX5904-MAX5909 on a Backplane


Figure 14. Kelvin Connection for the Current-Sense Resistors

Pin Configurations (continued)


\left.| PART | OUTPUT UNDERVOLTAGE/OVERVOLTAGE |
| :--- | :---: | :---: |
| PROTECTION/MONITOR |  |$\right]$ FAULT MANAGEMENT

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

$\qquad$ Typical Operating Circuits


$\qquad$

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


|  | INCHES |  | MILLIMETERS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 0.053 | 0.069 | 1.35 | 1.75 |  |  |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 |  |  |
| B | 0.014 | 0.019 | 0.35 | 0.49 |  |  |
| C | 0.007 | 0.010 | 0.19 | 0.25 |  |  |
| e | 0.050 |  | BSC | 1.27 |  | BSC |
| E | 0.150 | 0.157 | 3.80 | 4.00 |  |  |
| H | 0.228 | 0.244 | 5.80 | 6.20 |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 |  |  |

VARIATIONS:

|  | INCHES |  | MILLIMETERS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX | N | MS012 |  |
| D | 0.189 | 0.197 | 4.80 | 5.00 | 8 | AA |  |
| D | 0.337 | 0.344 | 8.55 | 8.75 | 14 | AB |  |
| D | 0.386 | 0.394 | 9.80 | 10.00 | 16 | AC |  |



NOTES:

1. D\&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15 mm (.006").
3. LEADS TO BE COPLANAR WITHIN 0.10 mm (.004").
4. CONTROLLING DIMENSION: MILLIMETERS.
5. MEETS JEDEC MSO12.
6. $\mathrm{N}=$ NUMBER OF PINS.

## [PBALSLAS $/$ VI/スKI/VI <br> proprietary information

TTIE:
PACKAGE OUTLINE, .150" SOIC

| APPROVAL | DOCUMEN CONTROL No.  <br>  $21-0041$ | B | $1 / 1$ |
| :--- | ---: | ---: | ---: |

## Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## Revision History

Pages changed at Rev 3: 1, 2, 3, 4, 5, 24

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    $X=$ Don't care.

