

# Overvoltage Protection Controller

## **FEATURES**

- 2.5V to 5.5V Operation
- Overvoltage Protection Up to 80V
- No Input Capacitor or TVS Required for Most Applications
- 2% Accurate 5.8V Overvoltage Threshold
- <1µs Overvoltage Turn-Off, Gentle Shutdown
- Controls N-Channel MOSFET
- Adjustable Power-Up dV/dt Limits Inrush
- Reverse Voltage Protection (LTC4360-2)
- Power Good Output
- Low Current Shutdown (LTC4360-1)
- Available in a Tiny 8-Lead SC70 Package

## **APPLICATIONS**

- USB Protection
- Handheld Computers
- Cell/Smart Phones
- MP3/MP4 Players
- Digital Cameras

∠7, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT, PowerPath, How Swap and No R<sub>SENSE</sub> are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## DESCRIPTION


The LTC®4360 overvoltage protection controller safeguards 2.5V to 5.5V systems from power supply overvoltage. It is designed for portable devices with multiple power supply options including wall adaptors, car battery adaptors and USB ports.

The LTC4360 controls an external N-channel MOSFET in series with the input power supply. During overvoltage transients, the LTC4360 turns off the MOSFET within 1µs, isolating downstream components from the input supply. Inductive cable transients are absorbed by the MOSFET and load capacitance. In most applications, the LTC4360 provides protection from transients up to 80V without requiring transient voltage suppressors or other external components.


The LTC4360 has a delayed start-up and an adjustable dV/dt ramp-up for inrush current limiting. A  $\overline{PWRGD}$  pin provides power good monitoring for  $V_{IN}$ . Following an overvoltage condition, the LTC4360 automatically restarts with a start-up delay. The LTC4360-1 features a soft shutdown controlled by the  $\overline{ON}$  pin, while the LTC4360-2 controls an optional external P-channel MOSFET for negative voltage protection.

## TYPICAL APPLICATION

#### **Protection from Overvoltage**



#### **Output Protected from Overvoltage at Input**




## **ABSOLUTE MAXIMUM RATINGS**

(Notes 1, 2)

Bias Supply Voltage (IN)	0.3V to 85V
Input Voltages	
OUT, ON	0.3V to 9V
Output Voltages	
PWRGD	0.3V to 9V
GATE (Note 3)	–0.3V to 15V
GATEP	0.3V to 85V
IN to GATEP	–0.3V to 10V

0°C to 70°C
40°C to 85°C
-65°C to 150°C
300°C

## PIN CONFIGURATION



## ORDER INFORMATION

#### **Lead Free Finish**

TAPE AND REEL (MINI)	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4360CSC8-1#TRMPBF	LTC4360CSC8-1#TRPBF	LDXN	8-Lead Plastic SC70	0°C to 70°C
LTC4360CSC8-2#TRMPBF	LTC4360CSC8-2#TRPBF	LDXP	8-Lead Plastic SC70	0°C to 70°C
LTC4360ISC8-1#TRMPBF	LTC4360ISC8-1#TRPBF	LDXN	8-Lead Plastic SC70	-40°C to 85°C
LTC4360ISC8-2#TRMPBF	LTC4360ISC8-2#TRPBF	LDXP	8-Lead Plastic SC70	-40°C to 85°C

TRM = 500 pieces. \*Temperature grades are identified by a label on the shipping container.

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

LINEAD

## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ . $V_{\overline{\text{NN}}} = 5\text{V}$ , $V_{\overline{\text{ON}}} = 0\text{V}$ (LTC4360-1) unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Supplies							
V <sub>IN</sub>	Input Voltage Range		•	2.5		80	V
$\overline{V_{IN(UVL)}}$	Input Undervoltage Lockout	V <sub>IN</sub> Rising	•	1.8	2.1	2.45	V
I <sub>IN</sub>	Input Supply Current	LTC4360-1 V <sub>ON</sub> = 0V, LTC4360-2	•		220	400	μА
		LTC4360-1 V <sub>ON</sub> = 2.5V	•		1.5	10	μА
Thresholds							
V <sub>IN(OV)</sub>	IN Pin Overvoltage Threshold	V <sub>IN</sub> Rising	•	5.684	5.8	5.916	V
$\Delta V_{OV}$	Overvoltage Hysteresis		•	25	100	200	mV
External Gate	Drive						
$\Delta V_{GATE}$	External N-Channel MOSFET Gate Drive (V <sub>GATE</sub> – V <sub>OUT</sub> )	$2.5V \le V_{IN} < 3V$ , $I_{GATE} = -1\mu A$ $3V \le V_{IN} < 5.5V$ , $I_{GATE} = -1\mu A$	•	3.5 4.5	4.5 6	6 7.9	V
V <sub>GATE(TH)</sub>	GATE High Threshold for PWRGD Status	V <sub>IN</sub> = 3.3V V <sub>IN</sub> = 5V	•	5.7 6.7	6.3 7.2	6.8 7.8	V
I <sub>GATE(UP)</sub>	GATE Pull-Up Current	V <sub>GATE</sub> = 1V	•	-5	-10	-15	μА
V <sub>GATE(UP)</sub>	GATE Ramp-Up	V <sub>GATE</sub> = 1V to 7V	•	1.5	3	4.5	V/ms
I <sub>GATE(FST)</sub>	GATE Fast Pull-Down Current	Fast Turn-Off, V <sub>IN</sub> = 6V, V <sub>GATE</sub> = 9V	•	15	30	60	mA
I <sub>GATE(DN)</sub>	GATE Pull-Down Current	$V_{\overline{ON}} = 2.5V, V_{GATE} = 9V (LTC4360-1)$	•	10	40	80	μА
Input Pins							
I <sub>OUT(IN)</sub>	OUT Input Current	$V_{OUT} = 5V$ , $V_{\overline{ON}} = 0V$ $V_{OUT} = 5V$ , $V_{\overline{ON}} = 2.5V$	•	5	10 0	20 ±3	μΑ μΑ
$\overline{V_{\overline{ON}(TH)}}$	ON Input Threshold	(LTC4360-1)	•	0.4		1.5	V
I <sub>ON</sub>	ON Pull-Down Current	V <sub>ON</sub> = 2.5V (LTC4360-1)	•	2.5	5	10	μА
Output Pins							
V <sub>GATEP(CLP)</sub>	IN to GATEP Clamp Voltage	V <sub>IN</sub> = 8V to 80V (LTC4360-2)	•	5	5.8	7.5	V
R <sub>GATEP</sub>	GATEP Resistive Pull-down	V <sub>GATEP</sub> = 3V (LTC4360-2)	•	0.8	2	3.2	MΩ
V <sub>PWRGD(OL)</sub>	PWRGD Output Low Voltage	V <sub>IN</sub> = 5V, I <sub>PWRGD</sub> = 3mA	•		0.23	0.4	V
R <sub>PWRGD</sub>	PWRGD Pull-Up Resistance to OUT	$V_{IN} = 6.5V$ , $V_{\overline{PWRGD}} = 1V$	•	250	500	800	kΩ
Delay							
t <sub>ON</sub>	GATE On Delay	V <sub>IN</sub> High to I <sub>GATE</sub> = -5μA	•	50	130	200	ms
t <sub>OFF</sub>	GATE Off Propagation Delay	V <sub>IN</sub> = Step 5V to 6.5V to PWRGD High			0.25	1	μs
t <sub>PWRGD</sub>	PWRGD Delay	V <sub>IN</sub> = Step 5V to 6.5V V <sub>GATE</sub> > V <sub>GATE(TH)</sub> to PWRGD Low	•	25	0.25 65	1 100	μs ms
t <sub>ON(OFF)</sub>	ON High to GATE Off	V <sub>ON</sub> = Step 0V to 2.5V (LTC4360-1)	•		2	5	μs


**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


**Note 2:** All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to GND unless otherwise specified.


**Note 3:** An internal clamp limits  $V_{\text{GATE}}$  to a minimum of 4.5V above  $V_{\text{OUT}}$ . Driving this pin to voltages beyond this clamp may damage the device.


## TYPICAL PERFORMANCE CHARACTERISTICS


 $T_A = 25$ °C,  $V_{IN} = 5$ V,  $V_{\overline{ON}} = 0$ V (LTC4360-1) unless otherwise noted.

























## PIN FUNCTIONS

**GATE:** Gate Drive for External N-Channel MOSFET. An internal charge pump provides a 10µA pull-up current to charge the gate of the external N-channel MOSFET. An additional ramp circuit limits the GATE ramp rate when turning on to 3V/ms. For slower ramp rates, connect an external capacitor from GATE to GND. An internal clamp limits GATE to 6V above the OUT pin voltage. An internal GATE high comparator controls the PWRGD pin.

**GATEP (LTC4360-2):** Gate Drive for External P-Channel MOSFET. GATEP connects to the gate of an optional external P-channel MOSFET to protect against negative voltages at IN. This pin is internally clamped to 5.8V below  $V_{IN}$ . An internal 2M resistor connects this pin to ground. Connect to IN if not used.

**GND:** Device Ground.

**IN:** Supply Voltage Input. Connect this pin to the input power supply. This pin has an overvoltage threshold of


5.8V. After an overvoltage event, this pin must fall below  $V_{IN(OV)} - \Delta V_{OV}$  to release the overvoltage lockout. During lockout, GATE is held low and the  $\overline{PWRGD}$  pull-down releases.

 $\overline{\text{ON}}$  (LTC4360-1): On Control Input. A logic low at  $\overline{\text{ON}}$  enables the LTC4360-1. A logic high at  $\overline{\text{ON}}$  activates a low current pull-down at the GATE pin and causes the LTC4360-1 to enter a low current sleep mode. An internal 5µA current pulls  $\overline{\text{ON}}$  down to ground. Connect to ground or leave open if unused.

**OUT:** Output Voltage Sense Input for Gate Clamp. Connect to the source of the external N-channel MOSFET to sense the output voltage for GATE to OUT clamp.

**PWRGD**: Power Good Status. Open-drain output with internal 500k resistive pull-up to OUT. Pulls low 65ms after GATE ramps above  $V_{GATE(TH)}$ .

## **BLOCK DIAGRAM**





## **OPERATION**

Mobile devices like cell phones and MP3/MP4 players have highly integrated subsystems fabricated from deep submicron CMOS processes. The small form factor is accompanied by low absolute maximum voltage ratings. The sensitive electronics are susceptible to damage from transient or DC overvoltage conditions from the power supply.

Failures or faults in the power adaptor can cause an overvoltage event. So can hot-plugging an AC adaptor into the power input of the mobile device (see LTC Application Note 88). Today's mobile devices derive their power supply or recharge their internal batteries from multiple alternative inputs like AC wall adaptors, car battery adaptors and USB ports. A user may unknowingly plug in the wrong adaptor, damaging the device with a high or even a negative power supply voltage.

The LTC4360 protects low voltage electronics from these overvoltage conditions by controlling a low cost external N-channel MOSFET configured as a pass transistor. At power-up ( $V_{IN} > 2.1V$ ), a start-up delay cycle begins. Any overvoltage condition causes the delay cycle to continue until a safe voltage is present. When the delay cycle com-

pletes, an internal high side switch driver slowly ramps up the MOSFET gate, powering up the output at a controlled rate and limiting the inrush current to the output capacitor.

If the voltage at the IN pin exceeds 5.8V  $(V_{IN(OV)})$ , GATE is pulled low quickly to protect the load. The incoming power supply must remain below 5.7V  $(V_{IN(OV)} - \Delta V_{OV})$  for the duration of the start-up delay to restart the GATE ramp-up.

The LTC4360-1 has a CMOS compatible  $\overline{ON}$  input. When driven low, the part is enabled. When driven high, the external N-channel MOSFET is turned off and the supply current of the LTC4360-1 drops to 1.5µA. The  $\overline{PWRGD}$  pull-down releases during this low current sleep mode, UVLO or overvoltage and the subsequent 130ms start-up delay. After the start-up delay, GATE starts its slow rampup and ramps higher than  $V_{GATE(TH)}$  to trigger a 65ms delay cycle. When that completes,  $\overline{PWRGD}$  pulls low. The LTC4360-2 has a GATEP pin that drives an optional external P-channel MOSFET to provide protection against negative voltages at IN.

## APPLICATIONS INFORMATION

The typical LTC4360 application protects 2.5V to 5.5V systems in portable devices from power supply overvoltage. The basic application circuit is shown in Figure 1. Device operation and external component selection is discussed in detail in the following sections.




Figure 1. Protection from Input Overvoltage

#### Start-Up

When  $V_{IN}$  is less than the undervoltage lockout level of 2.1V, the GATE driver is held low and the  $\overline{PWRGD}$  pull-down is high impedance. When  $V_{IN}$  rises above 2.1V and  $\overline{ON}$  (LTC4360-1) is held low, a 130ms delay cycle starts. Any undervoltage or overvoltage event at IN ( $V_{IN}$  < 2.1V or  $V_{IN}$  > 5.7V) restarts the delay cycle. This delay allows the N-channel MOSFET to isolate the output from any input transients that occur at start-up. When the delay cycle completes, GATE starts its slow ramp-up.

#### **GATE Control**

An internal charge pump provides a gate overdrive greater than 3.5V when 2.5V  $\leq$  V $_{IN}$  < 3V. If V $_{IN}$   $\geq$  3V, the gate drive is guaranteed to be greater than 4.5V. This allows the use of logic-level N-channel MOSFETs. An internal 6V clamp between GATE and OUT protects the MOSFET gate.





The GATE ramp rate is limited to 3V/ms.  $V_{OUT}$  follows at a similar rate which results in an inrush current into the load capacitor  $C_{OUT}$  of:

$$I_{INRUSH} = C_{OUT} \cdot \frac{dV_{GATE}}{dt} = C_{OUT} \cdot 3 [mA/\mu F]$$

The servo loop is compensated by the parasitic capacitance of the external MOSFET. No further compensation components are normally required. In the case where the parasitic capacitance is less than 100pF, a 100pF compensation capacitor between GATE and ground may be required.

An even slower GATE ramp and lower inrush current can be achieved by connecting an external capacitor,  $C_G$ , from GATE to ground. The voltage at GATE then ramps up with a slope equal to  $10\mu A/C_G$  [V/s]. Choose  $C_G$  using the formula:

$$C_{G} = \frac{10\mu A}{I_{INRUSH}} \bullet C_{OUT}$$

## Overvoltage

When power is first applied,  $V_{IN}$  must remain below 5.7V ( $V_{IN(OV)} - \Delta V_{OV}$ ) for more than 130ms before GATE is ramped up to turn on the MOSFET. If  $V_{IN}$  then rises above 5.8V ( $V_{IN(OV)}$ ), the overvoltage comparator activates the 30mA fast pull-down on GATE within 1 $\mu$ s. After an overvoltage condition, the MOSFET is held off until  $V_{IN}$  once again remains below 5.7V for 130ms.

## **PWRGD** Output

 $\overline{PWRGD}$  is an active low output with a MOSFET pull-down to ground and a 500k resistive pull-up to OUT. The  $\overline{PWRGD}$  pin pull-down releases during the low current sleep mode (invoked by  $\overline{ON}$  high), UVLO or overvoltage and the subsequent 130ms start-up delay. After the start-up delay, GATE starts its slow ramp-up and control of the  $\overline{PWRGD}$  pull-down passes on to the GATE high comparator.  $V_{GATE} > V_{GATE(TH)}$  for more than 65ms asserts the  $\overline{PWRGD}$  pull-down and  $V_{GATE} < V_{GATE(TH)}$  releases the pull-down. The  $\overline{PWRGD}$  pull-down is capable of sinking up to 3mA of current allowing it to drive an optional LED. To interface  $\overline{PWRGD}$  to another I/O rail, connect a resistor from  $\overline{PWRGD}$  to the I/O rail with a resistance low enough to override the internal 500k pull-up to OUT.

Figure 2 details <u>PWRGD</u> behavior for a LTC4360-1 with 1k pull-up to 5V at <u>PWRGD</u>.




Figure 2. PWRGD Behavior

## **ON** Input (LTC4360-1)

 $\overline{\text{ON}}$  is a CMOS compatible, active low enable input. It has a default 5µA pull-down to ground. Connect this pin to ground or leave open to enable normal device operation. If it is driven high while the external MOSFET is turned on, GATE is pulled low with a weak pull-down current (40µA) to turn off the external MOSFET gradually, minimizing input voltage transients. The LTC4360-1 then goes into a low current sleep mode, drawing only 1.5µA at IN. When  $\overline{\text{ON}}$  goes back low, the part restarts with a 130ms delay cycle.

#### **GATEP Control (LTC4360-2)**

GATEP has a 2M resistive pull-down to ground and a 5.8V Zener clamp in series with a 200k resistor to IN. It controls the gate of an optional external P-channel MOSFET to provide negative voltage protection. The 2M resistive pull-down turns on the MOSFET once  $V_{IN}-V_{GATEP}$  is more than the MOSFET gate threshold voltage. The IN to GATEP Zener protects the MOSFET from gate overvoltage by clamping its  $V_{GS}$  to 5.8V when  $V_{IN}$  goes high.



## **MOSFET Configurations and Selection**

The LTC4360 can be used with various external MOSFET configurations (see Figure 3). The simplest configuration is a single N-channel MOSFET. It has the lowest  $R_{DS(0N)}$  and voltage drop and is thus the most power efficient solution. When GATE is pulled to ground, the MOSFET can isolate OUT from a positive voltage at IN up to the BV<sub>DSS</sub> of the MOSFET. However, reverse current can still flow from OUT to IN via the parasitic body diode of the MOSFET.

For near zero reverse leakage current protection when GATE is pulled to ground, back-to-back N-channel MOSFETs can be used. Adding an additional P-channel MOSFET controlled by GATEP (LTC4360-2) provides negative input voltage

protection down to the BV<sub>DSS</sub> of the P-channel MOSFET. Another configuration consists of a P-channel MOSFET controlled by GATEP and a N-channel MOSFET controlled by GATE. This provides protection against overvoltage and negative voltage but not reverse current.

#### **Input Transients**

Figure 4 shows a typical set-up when an AC wall adaptor charges a mobile device. The inductor  $L_{\text{IN}}$  represents the lumped equivalent inductance of the cable and the EMI filter found in some wall adaptors.  $R_{\text{IN}}$  is the lumped equivalent resistance of the cable, adaptor output capacitor ESR and the connector contact resistance.





Figure 3. MOSFET Configurations



 $L_{\text{IN}}$  and  $R_{\text{IN}}$  form an LC tank circuit with any capacitance at IN. If the wall adaptor is powered up first, plugging the wall adaptor output to IN does the equivalent of applying a voltage step to this LC circuit. The resultant voltage overshoot at IN can rise to twice the DC out-

put voltage of the wall adaptor as shown in Figure 4. Figure 5 shows the 20V adaptor output applied to the LTC4360. Due to the low capacitance at the IN pin, the plug-in transient has been brought down to a manageable level.







Figure 4. 20V Hot-Plug into a 10µF Capacitor






Figure 5. 20V Hot-Plug into the LTC4360

As the IN pin can withstand up to 80V, a high voltage N-channel MOSFET can be used to protect the system against rugged abuse from high transient or DC voltages up to the BV $_{DSS}$  of the MOSFET. Figure 6 shows a 50V input plugged into the LTC4360 controlling a 60V rated MOSFET.

Input transients also occur when the current through the cable inductance changes abruptly. This can happen when the LTC4360 turns off the N-channel MOSFET rapidly in an overvoltage event. Figure 7 shows the effects of a voltage transient at the wall adaptor output  $V_{ADAPTOR}.$  The current in  $L_{IN}$  will cause  $V_{IN}$  to overshoot and avalanche the N-channel MOSFET to  $C_{OUT}.$  Typically, IN will be clamped to a voltage of  $V_{OUT}\,+\,1.3\, \bullet \, (BV_{DSS}$  of Si1470DH) = 45V. This is well below the 85V absolute maximum voltage rating of the

LTC4360. The single, nonrepetitive, pulse of energy ( $E_{AS}$ ) absorbed by the MOSFET during this avalanche breakdown with a peak current  $I_{AS}$  is approximated by the formula:

$$E_{AS} = 0.5 \cdot L_{IN} \cdot I_{AS}^2$$

For  $L_{IN}=2\mu H$  and  $I_{AS}=4A$ , then  $E_{AS}=16\mu J$ . This is within the  $I_{AS}$  and  $E_{AS}$  capabilities of most MOSFET's including the Si1470DH. So in most instances, the LTC4360 can ride through such transients without a bypass capacitor, transient voltage suppressor or other external components at IN.

Figure 8 shows a particularly severe situation which can occur in a mobile device with dual power inputs. A 20V wall adaptor is mistakenly hot-plugged into the 5V device




Figure 6. 50V Hot-Plug into the LTC4360




Figure 7. Input Transient After Overvoltage




Figure 8. Set-Up for Testing 20V Plugged into 5V System

T LINEAR

with the USB input already live. As shown in Figure 9, a large current can build up in  $L_{IN}$  to charge up  $C_{OUT}$ . When the N-channel MOSFET shuts off, the energy stored in  $L_{IN}$  is dumped into  $C_{OUT}$ , causing a large 40V input transient. The LTC4360 limits this to a 1V rise in the output voltage.

If the voltage rise at  $V_{OUT}$  due to the discharge of the energy in  $L_{IN}$  into  $C_{OUT}$  is not acceptable or the avalanche capability of the MOSFET is exceeded, an additional external clamp such as the SMAJ24A can be placed between IN and GND.  $C_{OUT}$  is the decoupling capacitor of the protected circuits and its value will largely be determined by their requirements. Using a larger  $C_{OUT}$  will work with  $L_{IN}$  to slow down the dV/dt at OUT, allowing time for the

LTC4360 to shut off the MOSFET before  $V_{OUT}$  overshoots to a dangerous voltage. A larger  $C_{OUT}$  also helps to lower the  $\Delta V_{OUT}$  due to the discharge of the energy in  $L_{IN}$  if the MOSFET BV<sub>DSS</sub> is used as an input clamp.

## **Layout Considerations**

Figure 10 shows example PCB layouts for the single N-channel MOSFET (SC70 package) configuration and the P-channel MOSFET/N-channel MOSFET (Complementary P, N MOSFET in TSOP-6 package) configuration. Keep the traces to the MOSFETs wide and short. The PCB traces associated with the power path through the MOSFETs should have low resistance.




Figure 9. Overvoltage Protection Waveforms When 20V Plugged into 5V System





Figure 10. Recommended Layout for N-Channel MOSFET and P-/N-Channel MOSFET Configurations



## PACKAGE DESCRIPTION

#### **SC8 Package** 8-Lead Plastic SC70

(Reference LTC DWG # 05-08-1639 Rev Ø)



- NUTE:

  1. DIMENSIONS ARE IN MILLIMETERS
  2. DRAWING NOT TO SCALE
  3. DIMENSIONS ARE INCLUSIVE OF PLATING
  4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
  5. MOLD FLASH SHALL NOT EXCEED 0.254mm
  6. DETAILS OF THE PIN I IDENTIFIER ARE OPTIONAL,


- BUT MUST BE LOCATED WITHIN THE INDEX AREA
  7. EIAJ PACKAGE REFERENCE IS EIAJ SC-70 AND JEDEC MO-203 VARIATION BA

## **REVISION HISTORY**


REV	DATE	DESCRIPTION	PAGE NUMBER
Α	01/11	Revised Features	
		Revised conditions for V <sub>GATEP(CLP)</sub> and t <sub>OFF</sub> in Electrical Characteristics section	3
		Revised GATE Control in Applications Information section	6

## TYPICAL APPLICATION

5V System Protected from ±24V Power Supplies



#### 5V System Protected from ±24V Power Supplies and Reverse Current



## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LTC2935	Ultralow Power Supervisor with Eight Pin-Selectable Thresholds	500nA Quiescent Current, 2mm × 2mm 8-Lead DFN and TSOT-23 Packages	
LT3008	20mA, 45V, 3μA I <sub>Q</sub> Micropower LDO	DO 280mV Dropout Voltage, Low $I_Q$ : $3\mu A$ , $V_{IN}$ = 2.0V to 45V, $V_{OUT}$ = 0.6V to 39.5V; ThinSOT <sup>TM</sup> and 2mm × 2mm DFN-6 Packages	
LT3009	20mA, 3μA I <sub>Q</sub> Micropower LDO	280mV Dropout Voltage, Low I $_{\rm Q}$ : 3 $\mu$ A, V $_{\rm IN}$ = 1.6V to 20V, V $_{\rm OUT}$ = 0.6V to 19.5 ThinSOT and SC-70 Packages	
LTC3576/ LTC3576-1	Switching USB Power Manager with USB OTG + Triple Step-Down DC/DCs	Complete Multifunction PMIC: Bi-Directional Switching Power Manager + 3 Bucks + LDO	
LTC4090/ LTC4090-5	High Voltage USB Power Manager with Ideal Diode Controller and High Efficiency Li-Ion Battery Charger	High Efficiency 1.2A Charger from 6V to 38V (60V Max) Input Charges Single Cell Li-Ion Batteries Directly from a USB Port	
LTC4098	USB-Compatible Switchmode Power Manager with OVP	High V <sub>IN</sub> : 38V operating, 60V transient; 66V OVP. 1.5A Max Charge Current from Wall, 600mA Charge Current from USB	
LTC4210	Single Channel, Low Voltage Hot Swap™ Controller	Operates from 2.7V to 16.5V, Active Current Limiting, SOT23-6	
LTC4213	No R <sub>SENSE</sub> ™ Electronic Circuit Breaker	Controls Load Voltages from 0V to 6V. 3 Selectable Circuit Breaker Thresholds.  Dual Level Overcurrent Fault Protection	
LT4356	Surge Stopper Overvoltage/Overcurrent Protection Regulator	Wide Operation Range: 4V to 80V. Reverse Input Protection to –60V. Adjustable Output Clamp Voltage	
LTC4411	SOT-23 Ideal Diode	2.6A Forward Current, 28mV Regulated Forward Voltage	
LTC4412	2.5V to 28V, Low Loss PowerPath™ Controller in ThinSOT	More Efficient than Diode-ORing, Automatic Switching Between DC Sources, Simplified Load Sharing	
LTC4413-1/ LTC4413-2	Dual 2.6A, 2.5V to 5.5V Fast Ideal Diodes in 3mm × 3mm DFN	130mΩ On Resistance, Low Reverse Leakage Current, 18mV Regulated Forward Voltage (LTC4413-2 with Overvoltage Protection Sensor)	