

# MM58241 High Voltage Display Driver

## **General Description**

The MM58241 is a monolithic MOS integrated circuit utilizing CMOS metal gate low threshold P- and N-channel devices. It is available both in 40-pin molded dual-in-line packages or as dice. The MM58241 is particularly suited for driving high voltage (60V max) vacuum fluorescent (VF) displays (e.g., a 32-digit alphanumeric or dot matrix display).


## **Applications**

- COPS<sup>TM</sup> or microprocessor-driven displays
- Instrumentation readouts
- Industrial control indicator
- Digital clock, thermostat, counter, voltmeter
- Word processor text displays
- Automotive dashboards

## Features


- Direct interface to high voltage display
- Serial data input
- No external resistors required
- Wide display power supply operation
- LSTTL compatible inputs
- Software compatible with NS display driver family
- Compatible with alphanumeric or dot matrix displays
- Display blanking control input
- Simple to cascade

OUTPUT OUTPUT **BI ANKING** 32 OUTPUT





September 1992



© 1995 National Semiconductor Corporation TL/F/5600

RRD-B30M105/Printed in U. S. A.


Absolute Maximum Ratings			Operating Conditions Min Max				
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Voltage at Any Input Pin $V_{DD} + 0.3V$ to $V_{SS} - 0.3V$			Supply Voltage (V $V_{SS} = 0V$	V <sub>DD</sub> )	4.5	5.5 -25 +85	Units V V °C
			Display Voltage (		-55		
			Temperature Rar		-40		
Voltage a $V_{DD} +  V_{DD} $		<sub>DD</sub> to V <sub>DD</sub> - 62.5V 62.5V	i omporataro ria	190	10	100	Ũ
	DISI Temperature	-65°C to +150°C					
Power D Molde	issipation at +25°C d DIP Package, Board Mount d DIP Package, Socket Mount	2.28W* 2.05W**					
	Temperature	2.05W 130°C					
Lead Te	mperature ring, 10 sec.)	260°C					
Derate **Molde	DIP Package, Board Mount, $\theta_{J,}$ 21.7 mW/°C above +25°C. d DIP Package, Socket Mount, $\theta_{2}$ 19.6 mW/°C above +25°C.						
$T_A = -$	ectrical Characteria	.5V, $V_{SS} = 0V$ unless other			-		·
Symbol	Parameter	Condition		Min	Тур	Max	Unit
I <sub>DD</sub> I <sub>DIS</sub>	Power Supply Currents	$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{SS} \mbox{ or } V_{DD}, V_{SS} \\ V_{DIS} \mbox{ Disconnected} \\ V_{DD} = 5.5 V, \mbox{ V}_{SS} = 0 V, \\ \mbox{ All Outputs Low} \end{array}$				150 10	μA mA
	Input Logic Levels DATA IN, CLOCK ENABLE, BLANK						
						0.8	V
	Logic '0' Logic '1'	(Note 1)		2.4		0.0	V
V <sub>IH</sub> V <sub>OL</sub> V <sub>OH</sub>	, e	(Note 1) I <sub>OUT</sub> = 400 μA I <sub>OUT</sub> = -10 μA I <sub>OUT</sub> = -500 μA		2.4 V <sub>DD</sub> - 0.5 2.8		0.4	
V <sub>IH</sub> Vol Voh Voh	Logic '1' Data Output Logic Levels Logic '0' Logic '1'	I <sub>OUT</sub> = 400 μA I <sub>OUT</sub> = -10 μA		V <sub>DD</sub> - 0.5			V V V
V <sub>IH</sub> V <sub>OL</sub> V <sub>OH</sub> V <sub>OH</sub>	Logic '1' Data Output Logic Levels Logic '0' Logic '1' Logic '1' Input Currents DATA IN, CLOCK	$I_{OUT} = 400 \ \mu A$ $I_{OUT} = -10 \ \mu A$ $I_{OUT} = -500 \ \mu A$		V <sub>DD</sub> - 0.5 2.8		0.4	ν ν ν
V <sub>IH</sub> V <sub>OL</sub> V <sub>OH</sub> V <sub>OH</sub>	Logic '1' Data Output Logic Levels Logic '0' Logic '1' Input Currents DATA IN, CLOCK ENABLE, BLANK Input Capacitance DATA IN, CLOCK	$I_{OUT} = 400 \ \mu A$ $I_{OUT} = -10 \ \mu A$ $I_{OUT} = -500 \ \mu A$		V <sub>DD</sub> - 0.5 2.8		0.4	۷ ۷ ۷ μΑ
Vih Vol Voh In Cin	Logic '1' Data Output Logic Levels Logic '0' Logic '1' Input Currents DATA IN, CLOCK ENABLE, BLANK Input Capacitance DATA IN, CLOCK ENABLE, BLANK	$I_{OUT} = 400 \ \mu A$ $I_{OUT} = -10 \ \mu A$ $I_{OUT} = -500 \ \mu A$ $V_{IN} = 0V \text{ or } V_{DD}$		V <sub>DD</sub> - 0.5 2.8		0.4	V V V μA
V <sub>IH</sub> Vol Voh Voh Cin	Logic '1' Data Output Logic Levels Logic '0' Logic '1' Input Currents DATA IN, CLOCK ENABLE, BLANK Input Capacitance DATA IN, CLOCK ENABLE, BLANK Display Output Impedances	$\begin{split} I_{OUT} &= 400 \; \mu A \\ I_{OUT} &= -10 \; \mu A \\ I_{OUT} &= -500 \; \mu A \\ V_{IN} &= 0V \; or \; V_{DD} \\ \end{split} \\ V_{DD} &= 5.5V, \; V_{SS} &= 0V \\ V_{DIS} &= -25V \\ V_{DIS} &= -25V \\ V_{DIS} &= -40V \end{split}$		V <sub>DD</sub> - 0.5 2.8 - 10 60 70		0.4 10 15 400 550	ν ν ν μΑ pF κΩ κΩ
VIL VOL VOH VOH CIN ROFF	Logic '1' Data Output Logic Levels Logic '0' Logic '1' Input Currents DATA IN, CLOCK ENABLE, BLANK Input Capacitance DATA IN, CLOCK ENABLE, BLANK Display Output Impedances Output Off <i>(Figure 3a)</i>	$\begin{split} I_{OUT} &= 400 \; \mu A \\ I_{OUT} &= -10 \; \mu A \\ I_{OUT} &= -500 \; \mu A \\ \hline V_{IN} &= 0V \; or \; V_{DD} \\ \end{split} \\ V_{DD} &= 5.5V, \; V_{SS} &= 0V \\ \hline V_{DIS} &= -25V \\ \hline V_{DIS} &= -40V \\ \hline V_{DIS} &= -55V \\ \end{split}$		V <sub>DD</sub> - 0.5 2.8 -10		0.4 10 15 400 550 650	V V V μA pF kΩ kΩ kΩ
V <sub>IH</sub> V <sub>OL</sub> V <sub>OH</sub> J <sub>IN</sub> C <sub>IN</sub>	Logic '1' Data Output Logic Levels Logic '0' Logic '1' Input Currents DATA IN, CLOCK ENABLE, BLANK Input Capacitance DATA IN, CLOCK ENABLE, BLANK Display Output Impedances	$\begin{split} I_{OUT} &= 400 \; \mu A \\ I_{OUT} &= -10 \; \mu A \\ I_{OUT} &= -500 \; \mu A \\ \hline V_{IN} &= 0V \; or \; V_{DD} \\ \hline V_{DD} &= 5.5V, \; V_{SS} &= 0V \\ \hline V_{DIS} &= -25V \\ V_{DIS} &= -40V \\ V_{DIS} &= -55V \\ V_{DIS} &= -25V \\ \hline V_{DIS} &= -25V \\ \hline \end{array}$		V <sub>DD</sub> - 0.5 2.8 - 10 60 70	3.0	0.4 10 15 400 550 650 4.0	ν ν ν μΑ pF κΩ κΩ κΩ
VIH VOL VOH VOH CIN ROFF	Logic '1' Data Output Logic Levels Logic '0' Logic '1' Input Currents DATA IN, CLOCK ENABLE, BLANK Input Capacitance DATA IN, CLOCK ENABLE, BLANK Display Output Impedances Output Off <i>(Figure 3a)</i>	$\begin{split} I_{OUT} &= 400 \; \mu A \\ I_{OUT} &= -10 \; \mu A \\ I_{OUT} &= -500 \; \mu A \\ \hline V_{IN} &= 0V \; or \; V_{DD} \\ \end{split} \\ V_{DD} &= 5.5V, \; V_{SS} &= 0V \\ \hline V_{DIS} &= -25V \\ \hline V_{DIS} &= -40V \\ \hline V_{DIS} &= -55V \\ \end{split}$		V <sub>DD</sub> - 0.5 2.8 - 10 60 70	3.0 2.6 2.3	0.4 10 15 400 550 650	V V V μA pF kΩ kΩ

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Clock Input	(Notes 3 and 4)				
f <sub>C</sub>	Frequency				800	kHz
t <sub>H</sub>	High Time		300			ns
tL	Low Time		300			ns
	Data Input					
t <sub>DS</sub>	Set-Up Time		100			ns
t <sub>DH</sub>	Hold Time		100			ns
	Enable Input					
t <sub>ES</sub>	Set-Up Time		100			ns
t <sub>EH</sub>	Hold Time		100			ns
	Data Output	$C_L = 50  pF$				
	CLOCK Low to Data Out				500	ns
t <sub>CDO</sub>	Time					

Note 2: For timing purposes, the signals ENABLE and BLANK can be considered to be totally independent of each other.

Note 3: AC input waveform specification for test purposes: t\_r, t\_f  $\leq$  20 ns, f = 800 kHz, 50%  $\pm$  10% duty cycle.

Note 4: Clock input rise and fall times must not exceed 5  $\mu$ s.



## **Functional Description**

This product is specifically designed to drive multiplexed or non-multiplexed high voltage alphanumeric or dot matrix vacuum fluorescent (VF) displays. Character generation is done externally in the microprocessor, with a serial data path to the display driver. The MM58421 uses three signals, DATA IN, CLOCK and ENABLE, where ENABLE acts as an external load signal. Display blanking can be achieved by means of the BLANKING CONTROL input, and a logic '1' will turn off all sections of the display. A block diagram of the MM58241 is shown in *Figure 1*.

Figure 2 shows the pinout of the MM58241 device, where output 1 (pin 18) is equivalent to bit 1, i.e., the first bit of data

to be loaded into the shift register following ENABLE high. A logic '1' at the input will turn on the corresponding display digit/segment/dot output.

A significant reduction in discrete board components can be achieved by use of the MM58241, because external pulldown resistors are not required. Due to the nature of the output stage, both its on and off impedance values vary as a function of the display voltage applied. However, *Figures 3a* and *3b* show that this output impedance will remain constant for a fixed value of display voltage.


#### Functional Description (Continued)


*Figure 4* demonstrates the critical timing requirements between CLOCK and DATA IN for the MM58241.

To clear (reset) the display driver at power on or any time, the following flushing routine may be used. With the enable signal high, clock in 32 zeroes. Drive the enable signal low and the display will be blank. It is recommended to clear the driver at power on.

In *Figure 5*, the ENABLE signal acts as an envelope, and only while this signal is at a logic '1' does the circuit accept CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., '0'-'1' transition. When the ENABLE signal goes low, the contents of the shift registers are latched, and the display will show new data. During data transfer, the display will show old data. DATA OUT is also provided on the MM58241, being output on the falling edge. At any time, the display may be blanked under processor control, using the BLANKING CONTROL input.

*Figure 6* shows a schematic diagram of a microprocessorbased system where the MM58241 is used to provide the grid drive for a 32-digit 5 x 7 dot matrix vaccum fluorescent (VF) display. The anode drive in this example is provided by another member of the high voltage display driver family, namely the MM58248, which does not require an externally generated load signal.





6

