Standard ICs

LCD segment driver BU9706KS

The BU9706KS is a 40-output LCD segment driver provided with a 40-bit shift register and a 40-bit latch. As the 40-bit shift register can be divided into two 20-bit sections, it can be used efficiently, based on the number of segments and the character configuration.

Also, by using a number of BU9706KS drivers, it is possible to configure an LCD segment driver of more than 80 bits.

As the liquid crystal drive voltage can be set externally to any value, it can be used as a driver IC for both static and dynamic drive in various types of liquid crystal display panels.

Features

- 1) 40-bit shift register and 40-bit latch enable serial input parallel output.
- 2) Shift register can be divided into two 20-bit sections.
- 3) Power supply voltage: 3.5 to 6V.
- 4) LCD drive voltage: 3 to 6V.

- 5) Can accommodates duty of 1 / 8 to 1 / 16.
- 6) Can be used as a driver IC for static drive by setting the liquid crystal drive voltage externally (V3 = VDD, V2 = V5 = Vss, connect DF as LCD common).



RIH

Block diagram

Absolute maximum ratings (Ta = 25°C, Vss = 0V)

Parameter	Symbol	Limits	Unit
Power supply voltage	Vdd	- 0.3 ~ + 6.5	V
LCD power supply voltage*	Vdd - V5	0 ~ + 6.5	V
Input voltage	Vin	Vss - 0.3 ~ Vdd + 0.3	V
Power dissipation	Pd	500	mW
Operating temperature	Topr	- 20 ~ + 70	°C
Storage temperature	Tstg	– 55 ~ + 125	°C

* The LCD power supply voltage must satisfy the condition of VDD > V2 \ge V3 > V5 \ge VSS.

Recommended operating conditions (Ta = 25°C, Vss = 0V)

Parameter	Symbol Min.		Тур.	Max.	Unit
Power supply voltage	Vdd	3.5	—	6.0	V
LCD power supply voltage*	Vdd – V5	3.0	—	6.0	V
Input voltage	Vin	0		Vdd	V

* The LCD power supply voltage must satisfy the condition of VDD > V2 \geq V3 > V5 \geq Vss.

Pin assignments





Pin descriptions

Pin No.	Pin name	I/O	Function
2 ~ 41	O ₄₀ ~ O ₁	0	Output pin for the liquid crystal driver. V_{DD} , V_2 , V_3 or V_5 is output depending on the latch content and the DF signal. Refer to the truth table for the output level.
43 ~ 45	V2 ~ V5		Power supply pin for liquid crystal drive
49	Vdd		Logic power supply pin and liquid crystal drive power supply pin
42	Vss	_	Logic power supply pin
53	DI1	I	Data input pin for the shift register (1 to 20 bits). Data is read to the first bit of the shift register at the clock signal falling edge.
54	DO ₂₀	0	Data output pin for the shift register (1 to 20 bits). Data is output in synchronization with the clock signal falling edge. A 40-bit shift register is accomplished by connecting pins 54 and 55.
55	DI ₂₁	I	Data input pin for the shift register (21 to 40 bits). Data is read to the 21st bit of the shift register at the clock signal falling edge.
1	DO40	0	Data output pin for the shift register (21 to 40 bits). Data is output in synchronization with the clock signal falling edge. It is used to configure an LCD driver with more than 40 bits by connecting it to the DI pin of the BU9706KS at the next stage.
48	СР	Ι	Clock signal input pin for the shift register. The contents of the shift register are shifted by 1 bit only at the clock signal falling edge.
47	LOAD	I	Latch signal input pin for the 40-bit latch. The contents of the shift register are transferred to O_1 to O_{40} at LOAD = "H" and the data is latched at LOAD = "L". While LOAD = "L", the latched data is held even if the contents of the shift register change.
51	DF	I	Input pin for the signal which produces AC for LCD drive.

•LCD drive output pin truth table

Latch data	DF	On terminal voltage
Н	Н	V5
Н	L	Vdd
L	Н	V3
L	L	V2

•Timing chart



- Shifted at CP input falling.
- When the LOAD input state becomes "H", the contents of the shift register are transferred to the segment outputs O1 to O40, and when it is "L", the data is latched.

Fig.1



•Electrical characteristics (unless otherwise noted, $Ta = 25^{\circ}C$, $V_{DD} = 5 V$) DC characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input high level voltage*1	Vін	4.0	—	—	V	_
Input low level voltage*1	VIL		—	1.0	V	
Input high level current*1	Ін		_	1	μA	Vih = Vdd
Input low level current*1	١L			- 1	μA	VIL = 0V
Output high level voltage*2	Vон	4.2		—	V	$I_0 = -40\mu A$
Output low level voltage*2	Vol	_	—	0.4	V	lo = 0.4mA
ON resistance*3*4	Ron	_	—	5	kΩ	VIN – Vo *5 = 0.25V
Current dissipation	ldd			0.5	mA	CP = DC No load

*1 Applied to DF, LOAD, CP, DI1 and DI21 pins

*2 Applied to DO20 and DO40 pins

*4 Vdd = 5V, V2 = 2 / 3 Vdd, V3 = 1 / 3 Vdd, V5 = 0V

*5 VIN = VDD, V2, V3, V5, Vo = O_n pin voltage

*3 Applied to O1 to O40 pins

AC characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Propagation delay time 1	tplh, tphl	—	—	250	ns	$CP \rightarrow DO_n$ delay time
Propagation delay time 2*	tp (L)	—	_	250	ns	Load $\rightarrow O_n$ delay time
Propagation delay time 3*	tp (D)	—	—	250	ns	$DF\toO_n\text{ delay time}$
$DI \rightarrow CP$ setup time	tslH, tsHL	50			ns	
$CP \rightarrow DI$ hold time	thLH, thHL	50	—	_	ns	
CP pulse width	tw (CP)	125	—	—	ns	
Load pulse width	t _{w (L)}	125	—	—	ns	
$CP \rightarrow load time$	tc∟	250	—	—	ns	
$LOAD \rightarrow CP$ time	t∟c	0	—	—	ns	_
Maximum clock frequency	fср	3.3		_	MHz	DUTY = 50%

* VDD = 5V, V2 = 2 / 3VDD, V3 = 1 / 3VDD, V5 = 0V

 \bigcirc Not designed for radiation resistance.





 \ast $t_{p\,(L)}$ and $t_{p\,(D)}$ are times required before the O_{1} to O_{40} output amplitude becomes 80% and 20% respectively.

Fig.2 AC characteristics waveform



Application example



ROHM



•External dimensions (Units: mm)





Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
 product described in this document are for reference only. Upon actual use, therefore, please request
 that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document use silicon as a basic material.
 Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of with would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

About Export Control Order in Japan

Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan.

In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.

rohm