19-3696; Rev 3; 6/07

EVALUATION KIT AVAILABLE

# 4-Wire Serially Interfaced 8 x 8 Matrix Graphic LED Drivers

# **General Description**

The MAX6960–MAX6963 are compact cathode-row display drivers that interface microprocessors to 8  $\times$  8 dotmatrix red, green, and yellow (R,G,Y) LED displays through a high-speed 4-wire serial interface.


The MAX6960–MAX6963 drive two monocolor 8 x 8 matrix displays, or a single RGY 8 x 8 matrix display with no external components. The driver can also be used with external pass transistors to control red, green, blue (RGB) and other displays at higher currents and voltages.

The MAX6960–MAX6963 feature open- and short-circuit LED detection, and provide both analog and digital tile segment current calibration to allow  $8 \times 8$  displays from different batches to be compensated or color matched.

A local 3-wire bus synchronizes multiple interconnected MAX6960–MAX6963s and automatically allocates memory map addresses to suit the user's display-panel architecture.

The MAX6960–MAX6963s' 4-wire interface connects multiple drivers, with display memory mapping shared and allocated among the drivers. A single global write operation can send a command to all MAX6960s in a panel.

The MAX6963 drives monocolor displays with two-step intensity control. The MAX6962 drives monocolor displays with two-step or four-step intensity control. The MAX6961 drives monocolor or RGY displays with two-step intensity control. The MAX6960 drives monocolor or RGY displays with two-step or four-step intensity control.



# M \X \M

- ◆ 2.7V to 3.6V Operation
- High-Speed 20MHz Serial Interface
- Trimmed 40mA or 20mA Peak Segment Current
- Directly Drives Either Two Monocolor or One RGY Cathode-Row 8 x 8 Matrix Displays
- Analog Digit-by-Digit Segment Current Calibration
- Digital Digit-by-Digit Segment Current Calibration
- ♦ 256-Step Panel Intensity Control (All Drivers)
- Four Steps per Color Pixel-Level Intensity Control
- Open/Short LED Detection
- Burst White to Display Memory Planes
- Global Command Access All Devices
- Can Control RGB Panels or Higher Current/Voltage Panels with External Pass Transistors
- ♦ Multiple Display Data Planes Ease Animation
- Automatic Plane Switching from 63 Planes per Second to One Plane Every 63s, with Interrupt
- Slew-Rate-Limited Segment Drivers for Lower EMI
- Driver Switching Timing Can Be Spread Between Multiple Drivers to Flatten Power-Supply Peak Demand
- Low-Power Shutdown with Full Data Retention
- ♦ -40°C to +125°C Temperature Range

## **Applications**

Message Boards Industrial Controls Gaming Machines Audio/Video Equipment

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX6960AMH	-40°C to +125°C	44 MQFP	—
MAX6960ATH	-40°C to +125°C	44 TQFN-EP*	T4477-3
MAX6961AMH	-40°C to +125°C	44 MQFP	—
MAX6961ATH	-40°C to +125°C	44 TQFN-EP*	T4477-3
MAX6962AMH	-40°C to +125°C	44 MQFP	_
MAX6962ATH	-40°C to +125°C	44 TQFN-EP*	T4477-3
MAX6963AMH	-40°C to +125°C	44 MQFP	_
MAX6963ATH	-40°C to +125°C	44 TQFN-EP*	T4477-3

\*EP = Exposed paddle.

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

**Features** 

## **ABSOLUTE MAXIMUM RATINGS**

(Voltage with respect to GND.)

V+	0.3V to +4V
All Other Pins	0.3V to (V+ + 0.3V)
ROW1–ROW8 Sink Current	
COL1-COL16 Source Current	48mA
Continuous Power Dissipation ( $T_A = +70$	O°C)
44-Pin MQFP	,
(derate 12.7 mW/°C over +70°C)	1012mW
44-Pin TQFN	

(derate 27mW/°C over +70°C	)2162mW
----------------------------	---------

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Operating Temperature Range** 

# **ELECTRICAL CHARACTERISTICS**

(V+ = 2.7V to 3.6V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, typical values at V+ = 3.3V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			ТҮР	MAX	UNITS	
Operating Supply Voltage	V+			2.7		3.6	V	
		Shutdown mode, all	$T_A = +25^{\circ}C$		250	375		
Shutdown Supply Current	ISHDN	digital inputs at V+	$T_A = T_{MIN}$ to +85°C			500	μA	
		or GND	$T_A = T_{MIN}$ to $T_{MAX}$			600		
		Intensity set to full,	$T_A = +25^{\circ}C$		7.5	9		
Operating Supply Current	l+	no display load	$T_A = T_{MIN}$ to +85°C			10	mA	
		connected	$T_A = T_{MIN}$ to $T_{MAX}$			11		
Master Clock Frequency	fosc			1.0		8.5	MHz	
Dead-Clock Protection Frequency	fosc			50	90.5	200	kHz	
OSC High Time	tсн			40			ns	
OSC Low Time	tCL			40			ns	
		V <sub>LED</sub> = 2.3V, V+ =	$T_A = +25^{\circ}C$	38	40	42		
		3.15V to 3.6V,	$T_A = T_{MIN}$ to +85°C	37		43		
Anode Column Source Current	1050	current = high	$T_A = T_{MIN}$ to $T_{MAX}$	37		44		
COL1-COL16	ISEG	V <sub>LED</sub> = 2.3V, V+ =	$T_A = +25^{\circ}C$	19	20	21	mA	
		2.7V to 3.6V, current	$T_A = T_{MIN}$ to +85°C	18.5		21.5	1	
		= low	$T_A = T_{MIN}$ to $T_{MAX}$	18.5		22.0		
Anode Column Source-Current		V <sub>LED</sub> = 2.3V, V+ = 3.15V to 3.6V, current = high			200			
Temperature Variation COL1–COL16	ITC	$V_{LED} = 2.2V, V_{+} = 2.7$ current = low		200		ppm/°C		
Segment Current Slew Rate	$\Delta I_{SEG}/\Delta t$	$T_A = +25^{\circ}C$		30		mA/µs		

## **ELECTRICAL CHARACTERISTICS (continued)**

(V+ = 2.7V to 3.6V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , typical values at V+ = 3.3V,  $T_A = +25^{\circ}$ C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
LOGIC INPUTS AND OUTPUTS		•				•
Input Leakage Current DIN, CLK, CS, OSC, ADDIN, ADDCLK, RST	IIH, IIL		-100	5	+100	nA
Logic-High Input Voltage DIN, CLK, CS, OSC, ADDIN, ADDCLK, RST	VIHI		0.7 x V+			V
Logic-Low Input Voltage DIN, CLK, CS, OSC, ADDIN, ADDCLK, RST	V <sub>ILO</sub>				0.3 x V+	V
DOUT Output Rise and Fall Times	tetdo.	C <sub>LOAD</sub> = 100pF			10	ns
DOUT Output High Voltage	Vohdo	ISOURCE = 20mA	V+ - 0.3			V
DOUT Output Low Voltage	Voldo	I <sub>SINK</sub> = 20mA			0.3	V
ADDOUT Output High Voltage	Vohado	ISOURCE = 500µA	V+ - 0.3			V
ADDOUT Output Low Voltage	Volado	I <sub>SINK</sub> = 500μA			0.3	V
ADDCLK Output High Voltage	VOHACK	ISOURCE = 2.5mA	V+ - 0.3			V
ADDCLK Output Low Voltage	Volack	I <sub>SINK</sub> = 2.5mA			0.3	V
TIMING CHARACTERISTICS						
CLK Clock Period	tCP		50			ns
CLK Pulse-Width High	tсн		22			ns
CLK Pulse-Width Low	tCL		22			ns
CS Fall to CLK Rise Setup Time	tcss		12.5			ns
CLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tCSH		0			ns
DIN Setup Time	tDS		12.5			ns
DIN Hold Time	tDН		10			ns
Output Data Propagation Delay	tDO				22	ns
Minimum $\overline{\text{CS}}$ Pulse High	tcsw		25			ns

Note 1: All parameters are tested at  $T_A = +25$  °C. Specifications over temperature are guaranteed by design.

MAX6960-MAX6963

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ **OPERATING SUPPLY CURRENT** SHUTDOWN SUPPLY CURRENT **DEAD-CLOCK OSCILLATOR** vs. TEMPERATURE vs. TEMPERATURE vs. SUPPLY VOLTAGE 0.4 100 8.0 3.6V 3.6V 3.3V 7.8 DEAD-CLOCK OSCILLATOR 0.3 95 3.3V SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) +125°C +25°C 7.6 0.2 90 2.7V 7.4 2.7V -40°C 0.1 85 7.2 0 80 7.0 -40 -7 26 59 92 125 2.50 2.72 2.94 3.16 3.38 -40 26 59 92 125 -7 TEMPERATURE (°C) SUPPLY VOLTAGE (V) TEMPERATURE (°C) **PEAK-OUTPUT SOURCE CURRENT PEAK-OUTPUT SOURCE CURRENT PEAK-OUTPUT SOURCE CURRENT** vs. SUPPLY VOLTAGE (HIGH-CURRENT MODE) vs. TEMPERATURE (HIGH-CURRENT MODE) vs.SUPPLY VOLTAGE (LOW-CURRENT MODE) 45 40.8 22 2.3V LED 2.2V LED 2.3V LED FAK-OUTPUT CURRENT (mA) 9.66 9.67 3.6V 43 21 PEAK-OUTPUT CURRENT (mA) PEAK-OUTPUT CURRENT (mA) 3.3V 41 20 3.15V 39 19 37 18 35 39.2 17 2.5 2.8 -40 -7 59 92 3.1 3.4 3.7 26 2.5 2.7 2.9 3.1 3.3 3.5 3.7

SUPPLY VOLTAGE (V)

**Typical Operating Characteristics** 

3.60

125

TEMPERATURE (°C)

SUPPLY VOLTAGE (V)

MAX6960-MAX6963

# Pin Description

PI	IN		
MQFP	TQFN	NAME	FUNCTION
1, 6, 11, 12, 44	1, 6, 11, 12, 44	GND	Ground
2–5, 7–10	2–5, 7–10	ROW1-ROW8	LED Cathode Drivers. ROW1 to ROW8 outputs sink current from the display's cathode rows.
13	13	OSC	Multiplex Clock Input. Drive OSC with a 1MHz to 8.5MHz CMOS clock.
14	14	CS	Chip-Select Input. Serial data is loaded into the shift register when $\overline{CS}$ is low. Data is loaded into the data latch on $\overline{CS}$ 's rising edge.
15	15	DIN	Serial-Data Input. Data from DIN loads into the internal shift register on CLK's rising edge.
16	16	DOUT	Serial-Data Output. The output is tri-state.
17	17	CLK	Serial-Clock Input. On CLK's rising edge data shifts into the internal shift register.
18	18	RST	Reset Input. Hold $\overline{\text{RST}}$ low until at least 50ms after all interconnected MAX6960s are powered up.
19, 20, 21, 23–27, 29–33, 35, 36, 37	19, 20, 21, 23–27, 29–33, 35, 36, 37	COL1-COL16	LED Anode Drivers. COL1 to COL16 outputs source current into the display's anode columns.
22, 28, 34, 38	22, 28, 34, 38	V+	Positive Supply Voltage. Bypass V+ to GND with a single $47\mu$ F bulk capacitor per chip plus a 0.1 $\mu$ F ceramic capacitor per V+.
39	39	ADDOUT	Address-Data Output. Connect ADDOUT to ADDIN of the next MAX6960. Use ADDOUT of the last MAX6960 as a plane change interrupt output.
40	40	ADDIN	Address-Data Input. For first MAX6960, connect ADDIN to V+. For other MAX6960s, connect ADDIN to ADDOUT of the preceding MAX6960.
41	41	ADDCLK	Address-Clock Input/Output. Connect ADDCLK of all MAX6960 drivers together, ensuring that only one MAX6960's ADDIN input is connected to V+.
42	42	RISETO	Digit 0 Current Setting. Connect RISET0 to GND to program all of digit 0's segment currents to 40mA. Leave RISET0 open circuit to program all of digit 0's segment currents to 20mA. Connect RISET0 to GND through a fixed or variable resistor to adjust all of digit 0's segment currents between 20mA and 40mA.
43	43	RISET1	Digit 1 Current Setting. Connect RISET1 to GND to program all of digit 1's segment currents to 40mA. Leave RISET1 open circuit to program all of digit 1's segment currents to 20mA. Connect RISET1 to GND through a fixed or variable resistor to adjust all of digit 1's segment currents between 20mA and 40mA.
	EP	EP	Exposed Pad on Package Underside. Connect to GND.



#### Table 1. Levels of Functionality

			AVAILA	BLE FUNCTI	ONS		
PART	RGB 2 BITS PER PIXEL*	RGB 1 BIT PER PIXEL*	RGY 2 BITS PER PIXEL	RGY 1 BIT PER PIXEL	MONOCOLOR 2 BITS PER PIXEL	MONOCOLOR 1 BIT PER PIXEL	REGISTER LIMITATIONS
MAX6960	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	None.
MAX6961		$\checkmark$	_	$\checkmark$	_	$\checkmark$	PI bit (bit D7) in global panel configuration register is fixed at 0 (Table 22).
MAX6962	$\checkmark$	$\checkmark$		_	$\checkmark$	$\checkmark$	C bit (bit D6) in global panel configuration register is fixed at 0 (Table 21).
MAX6963	_	V	_	_	_	V	C bit (bit D6) in global panel configuration register is fixed at 0 (Table 21). Pl bit (bit D7) in global panel configuration register is fixed at 0 (Table 22).

\*When operated per Figure 17.

#### Table 2. Maximum Display Matrix on a Single 4-Wire Interface

DISPLAY CONFIGURATION	MAXIMUM PIXEL COUNT	EXAMPLE MAXIMUM PANEL (PIXELS)		
Monocolor	32,768	256 x 128		
RGY	16,384	256 x 64		
RGB	32,768 (3 buses required; see Figure 17)	128 x 85		

### Table 3. 4-Wire Interface Speed Requirements for Animation

	256 DRIVERS ON 4-WIRE INTERFACE, 5	0 FRAMES PER SECOND UPDATE RATE		
DISPLAY-MEMORY-ACCESS METHOD	1-BIT-PER-PIXEL INTENSITY CONTROL (Mbps)	2-BITS-PER-PIXEL INTENSITY CONTROL (Mbps)		
8-bit indirect display memory addressing	1.64	3.28		
24-bit direct display memory addressing	4.92	9.83		

### \_Quick-Start Guide

#### **Selecting the Appropriate Driver**

The MAX6960–MAX6963 matrix LED drivers are available in four versions, with different levels of functionality (Table 1). The two-part ID bits in the fault and device ID register (Table 32) identify the driver type to the interface software. The ID bits may be of use if the same panel software is used to drive more than one type of display panel, because the software can automatically detect the panel type.

This data sheet uses the generic name MAX6960 to refer to the family of four parts MAX6960 through MAX6963, unless there is a specific difference to discuss. The purpose of this quick-start guide is to provide an overview of the capabilities of the MAX6960 so that the driver can be easily evaluated for a particular application, without fighting through a complex data sheet.

#### Terminology

- **Pixel:** One "point" on a display. Comprises one LED for a monocolor display, two LEDs for an RGY display, and three LEDs for an RGB display.
- **Monocolor:** Display has only one color, typically red for low-cost signs or orange for traffic signs. Varying the current through the LED changes the intensity of the red.

M/IXI/M

- **Bicolor:** Literally means two color, and usually refers to LEDs built with two LED dice of different colors, typically red and green or red and orange/yellow.
- **Tricolor:** Literally means three color, and can refer to LEDs built with three LED dice of different colors, typically red, green, and blue. The term is also used to refer to a display built with bicolor LEDs, because there are three main colors available (red, green, yellow).
- **RGY:** Display uses one red LED (R) and one green LED (G) per pixel. When both red and green LEDs are lit, the resulting color is yellow (Y). Varying the current through the LEDs changes the intensity of the pixel and changes the color from red through shades of orange and yellow to green.
- **RGB:** Display uses one red LED (R), one green LED (G), and one blue LED (B) per pixel. Varying the current through the LEDs changes the intensity of the pixel and changes the color through many shades limited by the current control resolution.

#### **MAX6960** Applications

The MAX6960 is a multiplexed, constant-current LED driver intended for high-efficiency indoor signage and message boards.

The high efficiency arises because the driver operates from a 3.3V nominal supply with minimal voltage headroom required across the driver output stages. The problem of removing heat from even a small display is therefore minimized.

The maximum peak LED drive current is 40mA, which when multiplexed eight ways, provides an average current of 5mA per LED. This current drive is expected to be adequate for indoor applications, but inadequate for outdoor signs operating in direct sun.

The MAX6960 directly drives monocolor (typically red or orange/yellow) or RGY (typically red/green or red/yellow) graphic displays using LEDs with a forward voltage drop up to 2.5V. Blue LEDs and some green LEDs cannot be driven directly because of their high forward voltage drop (around 3.5V to 4.5V). For these displays, the MAX6960 can be used as a graphic controller, just as it can be used for applications requiring higher peak segment currents, and in RGB panels needing a higher driver voltage for the blue LEDs. In these cases, the MAX6960 can be used with external drive transistors to control anode-row displays, with all driver features including pixel-level intensity control still available (see the *Applications Information* section and Figure 17).

#### **Display Intensity Control**

Five levels of intensity control are provided:

- A 256-step PWM panel intensity adjustment sets all MAX6960s simultaneously as a global panel brightness control (Table 27). The 256-step resolution is fine enough to allow fade-in/fade-out graphic effects, as well as provide a means for compensating a panel for background lighting.
- A 2-bits-per-pixel intensity control allows four brightness levels to be set independently per pixel. The pixel-level intensity control can be set to be either arithmetic (off, 1/3, 2/3, full) or geometric (off, 1/4, 1/2, full) for full flexibility (Table 24), and allows four colors to be displayed on monocolor panels, or 16 colors to be displayed on RGY panels, or 64 colors to be displayed on RGB panels.
- The LED drive current can be selected between either a 40mA peak per segment and a lower 20mA peak current on a digit-by-digit basis using the RISET0 and RISET1 pins. The lower (20mA) current may be the better choice to drive high-efficiency displays, and this setting allows the MAX6960 to operate from a supply voltage as low as 2.7V.
- The LED drive current can be adjusted between 40mA and 20mA peak current on a digit-by-digit basis using fixed or adjustable resistors connected from the RISET0 and RISET1 pins to GND. These controls enable **analog** relative adjustments in digit intensity, typically to calibrate digits from different batches, or to color balance RGY displays.
- The digit intensity controls allow each digit's operating current to be scaled down in 256 steps from the global panel intensity adjustment. The effective operating current for each digit becomes n/256th of the panel intensity value. These controls enable **digital** relative adjustments in digit intensity in addition to the analog approach outlined above.

#### **Display Size Limitations**

The maximum display size that can be handled by a single 4-wire serial interface is given in Table 2, which is for the maximum 256 interconnected MAX6960s. Larger display panels can be designed using a separate  $\overline{CS}$  line for each group of (up to) 256 MAX6960s. Each group would also have its own local 3-wire bus to allocate the driver addresses. The 4-wire interface speeds requirement when continuously updating display memory for high-speed animations is given in Table 3.



## Table 4. Standard Driver Connection to Monocolor and RGY 8 x 8 Displays

	DRIVER PINS ROW1-ROW8	DRIVER PINS COL1-COL8	DRIVER PINS COL9-COL16
Monocolor digit 0 (red*)	Digit 0 (red*) rows (cathodes) R1 to R8	Digit 0 columns (anodes) C1 to C8	_
Monocolor digit 1 (green*)	Digit 1 (green*) rows (cathodes) R1 to R8	_	Digit 1 columns (anodes) C1 to C8
RGY red/green	Red/green rows (cathodes) R1 to R8	Red columns (anodes) C1 to C8	Green columns (anodes) C1 to C8

\*Digit 0 of a monocolor display is called red, and digit 1 is called green in the data sheet.




Figure 1. Monocolor 1-Bit-per-Pixel, 96-Pixel x 32-Pixel Display Example

#### Software Control

The hardware features are designed to simplify the software interface and eliminate software timing dependencies:

- Two or four planes of display memory are stored, allowing images to be preloaded into the MAX6960–MAX6963 frame memory.
- Animation timing is built in, sequencing through the two or four planes automatically. System software has to update the upcoming plane(s) with new data ahead of time, but do not be concerned about exact timing. The frame rate is adjustable to as fast as 63 frames a second for animations, or to as slow as one frame change every 63s for advertising sequencing.
- Multiple MAX6960s interconnect and share display memory so that the software "sees" the display as memory-mapped planes of contiguous RAM.
- Global commands that need to be received and acted on by every MAX6960 in a panel do just that, with one write.

#### Hardware Design

A MAX6960 normally drives an 8 x 16 LED matrix, comprising 8 cathode rows and 16 anode columns, or 8 anode rows and 16 cathode columns with external drivers.

The MAX6960 standard wiring connection to either two monocolor 8 x 8 digits, or to a single RGY 8 x 8 digit is shown in Table 4. Figure 3 shows the display pin naming. Figures 1 and 2 show example displays with the MAX6960 drivers connecting to monocolor and RGY panels. Figure 4 shows how the display memory maps to the physical pixels on the display panel, provided that the MAX6960 drivers are interconnected correctly in a rasterlike manner from top left of the panel to bottom right.

## **Detailed Description**

#### Overview

M/IXI/N

The MAX6960 is an LED display driver capable of driving either two monocolor  $8 \times 8$  cathode-row matrix digits, or a single RGY  $8 \times 8$  cathode-row matrix digit. The architecture of the driver is designed to allow a large graphic




Figure 2. RGY 1-Bit-per-Pixel 48-Pixel x 32-Pixel Display Example




Figure 3. 8 x 8 Matrix Pin Assignment




Figure 4. How Plane Memory Across Multiple MAX6960–MAX6963 Maps to Display Pixels

///XI//I

display panel to be driven easily and intuitively by multiple MAX6960s using 8 x 8 cathode-row matrix digits. The MAX6960s in a display-driver design not only share the host 4-wire interface, but they also share a local 3-wire interface that is not connected to the host. The local 3wire interface works with the user's driver settings to configure all the MAX6960s to appear to the host interface as one contiguous memory-mapped driver.

The pixel level-intensity control uses frame modulation. Pixels are enabled and disabled on a frame-by-frame basis over a 12-frame super frame (Table 5). The effective pixel frame duty cycle within a super frame sets each pixel's effective intensity. The 12-frame period of a super frame allows arithmetic and geometric intensity scales to be mixed on the same driver. This allows the user to set up an RGY display with a different color scale for red and

## Table 5. Frame Modulation with Pixel Intensity

						PIXEL	PATTERN OF MULTIPLEX CYCLES FOR WHICH A PIXEL IS ENABLED									
PIXEL GRADUATION	BIT	BIT	INTENSITY SETTING	0	1	2	3	4	5	6	7	8	9	10	11	
Both	1	1	Full	1	1	1	1	1	1	1	1	1	1	1	1	
Arithmetic	1	0	2/3	1	0	1	1	0	1	1	0	1	1	0	1	
Geometric	1	0	1/2	1	0	1	0	1	0	1	0	1	0	1	0	
Arithmetic	0	1	1/3	0	1	0	0	1	0	0	1	0	0	1	0	
Geometric	0	1	1/4	0	1	0	0	0	1	0	0	0	1	0	0	
Both	0	0	Off	0	0	0	0	0	0	0	0	0	0	0	0	

## **Table 6. Panel Configuration**

GLOBAL PANEL CONFIGURATION REGISTER		PIXEL-LEVEL INTENSITY	DISPLAY TYPE	DISPLAY MAPPING	
PLANES/INTENSITY (PI BIT)	COLOR (C BIT)	CONTROL	DISPLATITE	ADDRESSES PER PLANE	PLANES AVAILABLE
0	0	1 bit per pixel	Monocolor	16 red contiguous	4
0	1	1 bit per pixel	RGY	8 red contiguous, 8 green contiguous	4
1	0	2 bits per pixel	Monocolor	16 red contiguous, 16 red contiguous	2
1	1	2 bits per pixel	RGY	16 red (2 noncontiguous groups of 8), 16 green (2 noncontiguous groups of 8)	2

green. The MAX6960 uses display memory planes to store the display images. A memory plane is the exact amount of memory required to store the display image. The memory plane architecture allows one plane to be used to refresh the display, while at least one other plane is available to build up the next image. The global plane counter register (Table 30) allows the plane used to refresh the display to be selected either directly on command, or automatically under MAX6960 control. Automatic plane switching can be set from 63 plane changes a second to one plane change every 63s.

#### **Display Memory Addressing**

The MAX6960 contains 64 bytes of display mapping memory. This display memory provides four memory planes (of 16 bytes) when 1-bit-per-pixel intensity control is selected, or two memory planes (of 32 bytes) when 2-bits-per-pixel intensity control is used (Table 6). The 64 bytes of display memory in a MAX6960 could be accessed with 6 bits of addressing on a driver-bydriver basis. The MAX6960 uses a 14-bit addressing scheme. The address map encompasses up to 256 MAX6960 drivers, all connected to the host through a common 4-wire interface, and also interconnected through a local 3-wire interface. The purpose of the 3-wire interface is to actively segment the 14-bit address space among the (up to) 256 MAX6960s.

The total display memory is already partitioned among these MAX6960 drivers in a register format. The MAX6960s repartition these registers to appear as contiguous planes of display memory, organized by color (red, then green) and then into planes (P0 to P4) (Table 6).

#### **Register Addressing Modes**

The MAX6960 accepts 8-bit, 16-bit, and 24-bit transmissions. All MAX6960s sharing an interface receive and decode all these transmissions, but the content of a transmission determines which MAX6960s store and use a particular transmission, and which discard it (Table 7).



### **Table 7. Register Addressing Modes**

						8	-, 16	-, OF	R 24-	BIT	DAT	A P	АСК	ET S	ENT	то	MAX	X696	0					
DATA FORMAT	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
8-bit indirect display memory addressing. Address is global display indirect address (14 bits) stored as {MSB, LSB} in {register 0x0A, register 0x09}.																8	bits	of di	ispla	y me	emor	y		
16-bit device addressing.								F	R/W	AI	L/G	0		4-t addr		8	8 bits of driver register data							
Factory reserved; do not write to this address.						_						1					_							
24-bit direct display memory addressing (monocolor 1 bit per pixel).	R∕Ī	N	x		ines , 2, 3		2-bit 096 :				acros	s 25	6 dri	vers,	1			of di per p			emor	у		
24-bit direct display memory addressing (RGY 1 bit per pixel).	R∕Ī	$\overline{N}$	х		ines , 2, 3	2		x 8 re	ed pi	xels	acros , anc els		6 dri	vers,	1			of di per p			emor	у		
24-bit direct display memory addressing (monocolor 2 bits per pixel).	R∕Ī	N	х		anes13-bit addressing across 256 drivers, 4096 x 4 red pixels8 bits of display memory (2 bits per pixel)																			
24-bit direct display memory addressing (RGY 2 bits per pixel).	RΛ	N	Х		ines , 1	4		x 4 re	ed pi	xels	acros , anc els		6 dri	vers,		8 bits of display memory (2 bits per pixel)								

#### 8-Bit Transmissions

Eight-bit transmissions are write-only, data-only accesses that write data to the display memory indirected by the global display indirect address register (Figure 6). The global display indirect address register autoincrements after the write access. Eight-bit transmissions provide the quickest method of updating a plane of display memory of the MAX6960. It is the most suitable display update method if the host system builds an image in local memory, and then dumps the image into a display plane of the MAX6960.

#### 16-Bit Transmissions

Sixteen-bit transmissions are read/write, commandand-data accesses to the MAX6960's configuration registers (Figure 7). A write can generally be global (updates all MAX6960s on the 4-wire bus with the same



data) or specific (updates just the MAX6960 indirected by the global driver indirect address register). Note: The global driver indirect address register selects a specific MAX6960. This is not the same as the global display indirect address register, which points to display memory that could be in any MAX6960. A 16-bit read is always indirected through the global driver indirect address register to select only one MAX6960 to respond. When a read or write is indirected through the global driver indirect address register, the 16-bit command can choose whether the global driver indirect address is autoincremented after the command has been executed. This allows the host to set up one or more registers in consecutive MAX6960s with the display indirect address, autoincrementing only when required.




Figure 5. Timing Diagram

#### 24-Bit Transmissions

Twenty-four-bit transmissions are read/write, addressand-data accesses to the MAX6960's display memory (Figure 8). This is direct access to display memory because the memory address is included in the 24-bit transmission, compared with an 8-bit transmission, which uses the memory address stored in the global display indirect address register. Twenty-four-bit transmissions provide the random-access method of updating a plane of display memory of the MAX6960. It is the most suitable display update method if the host system builds an image directly in a display memory plane, rather than in host local memory.

#### **Host 4-Wire Serial Interface**

#### Serial Addressing

The MAX6960 communicates to the host through a 4wire serial interface. The interface has three inputs: clock (CLK), chip select ( $\overline{CS}$ ), and data in (DIN), and one output, data out (DOUT). CS must be low to clock data into the device, and DIN must be stable when sampled on the rising edge of CLK. DOUT is used for read access, and is stable on the rising edge of CLK. DOUT is high impedance except during MAX6960 read accesses. Multiple MAX6960s may be connected to the same 4-wire interface, with all devices connected to all four interface lines in parallel. The normal limit of paralleled MAX6960s is 256, because that is the interconnection limit for the 3-wire interface and associated device addressing. The Applications Information section discusses some practical issues raised by driving many devices in parallel from the same interface.

The serial interface responds to only 8-bit, 16-bit, and 24-bit commands (Table 7).

The MAX6960 ignores any transmission that is not exactly 8 bits, 16 bits, or 24 bits between the falling and subsequent rising edge of CS.

Control and Operation Using the 4-Wire Interface Controlling the MAX6960 requires sending an 8-bit, 16bit, or 24-bit word. The last byte, D7 through D0, is always the data byte. Eight-bit accesses are write-only accesses; 16-bit or 24-bit accesses are read or write accesses, as determined by the MSB of the transmission, which is set for a read access; clear for a write. A 16-bit or 24-bit read involves transmitting 16 or 24 bits to DIN, taking  $\overline{CS}$  high, and then reading back 8 bits from DOUT. Only one MAX6960's DOUT is enabled from tri-state for readback. The selected MAX6960's DOUT normally returns to tri-state after the 8th falling edge of CLK. However if CS falls during the read before the 8th falling edge of CLK, then the readback is terminated and the selected MAX6960's DOUT returns to tri-state.

If a number of bits other than exactly 8 bits, 16 bits, or 24 bits are clocked into the MAX6960 between taking CS low and taking CS high again, then that transmission is ignored.

#### Writing Device Registers

The MAX6960 is written to using the following sequence (Figures 3, 4, and 5):

- 1) Take CLK low.
- 2) Take  $\overline{\text{CS}}$  low.
- 3) For an 8-bit transmission:

Clock 8 bits of data into DIN, D7 first to D0 last, observing the setup and hold times.

For a 16-bit transmission:

Clock 16 bits of data into DIN, D15 first to D0 last,






Figure 6. 8-Bit Write to the MAX6960–MAX6963




Figure 7. 16-Bit Write to the MAX6960–MAX6963




Figure 8. 24-Bit Write to the MAX6960–MAX6963




Figure 10. 24-Bit Read from the MAX6960–MAX6963

observing the setup and hold times. Bit D15 is low, indicating a write command.

For a 24-bit transmission:

Clock 24 bits of data into DIN, D23 first to D0 last, observing the setup and hold times. Bit D23 is low, indicating a write command.

- Take CS high (while CLK is still high after clocking in the last data bit).
- 5) Take CLK low.

#### Reading Device Registers

Any register data within the MAX6960 may be read by sending a logic-high to bit D15. The sequence is:

- 1) Take CLK low.
- 2) Take  $\overline{\text{CS}}$  low.
- 3) For a 16-bit transmission:

Clock 16 bits of data into DIN, D15 first to D0 last, observing the setup and hold times. Bit D15 is high, indicating a read command. Bits D7 to D0 are dummy bits, and are discarded by the MAX6960.

For a 24-bit transmission: Clock 24 bits of data into DIN, D23 first to D0 last, observing the setup and

hold times. Bit D23 is high, indicating a read command. Bits D7 to D0 are dummy bits, and are discarded by the MAX6960.

- 4) Take CS high (while CLK is still high after clocking in the last data bit).
- 5) Take CLK low.
- 6) The selected MAX6960's DOUT is enabled from tristate for read back.
- 7) Clock 8 bits of data from DOUT, D7 first to D0 last, observing the setup and hold times.
- 8) Take CLK low after the final (8th) data bit.

The selected MAX6960's DOUT returns to tri-state.

Figure 10 shows a read operation when 24 bits are transmitted and 8 bits are read back.

### Local 3-Wire Serial Interface

The MAX6960 uses a 3-wire interface to bus together up to 256 MAX6960s. The 3-wire bus enables each device to calculate its own unique driver address (0 to 255), and reconfigure its display memory. The ADDOUT output also provides an interrupt at every page change, when the plane counter is configured to automatic (Table 30).



14 \_

# MAX6960-MAX6963

# 4-Wire Serially Interfaced 8 x 8 Matrix Graphic LED Drivers

#### **3-Wire Interface Data Lines** (ADDOUT and ADDIN)

One MAX6960 is designated the master device, and this is allocated driver address 0. The master's ADDIN pin is connected to V+, identifying it as the first device. **This first MAX6960 should be the driver for the top-left pix-els of the display panel.** The master's ADDOUT pin is connected to the second MAX6960's ADDIN pin, and that MAX6960's ADDOUT pin is connected to the third MAX6960's ADDOUT pin is left open circuit. **The last MAX6960 should be the driver for the bottom-right pixels of the display panel.** The ADDOUT is initialized low at the start of a 3-wire interface configuration operation, and goes high (N + 1.5) ADDCLK periods later, where n is the driver address of the MAX6960 (0 to 255). See Figures 1 and 2 for connection examples.

#### **3-Wire Interface Clock (ADDCLK)**

The ADDCLK pins for all MAX6960s are all connected together. ADDCLK data rate is determined by OSC / 4, nominally 1.048576 MHz. The ADDCLK pin for the master MAX6960 (driver address 0) is always an output, and all the other ADDCLKs are always inputs. ADDCLK is active for exactly 256 clock cycles when a panel configuration is being performed (on power-up reset, and after a write to the global panel configuration register).

#### Use of ADDOUT as Plane Change Interrupt (IRQ)

When the plane counter is configured to automatic mode (bit 6 of the global plane counter register is set) (Table 30), ADDOUT pulses low for a time of 512/OSC (nominally 122µs) at the start of every automatic plane change. This signal can be used as an interrupt output from the display panel to the host to flag that the previous display plane is now unused and can be written with a new image.

## Multiplex Clock

The OSC input for all MAX6960s sharing a 3-wire interface bus (but not necessarily a 4-wire interface bus) should be driven by a common CMOS-level clock ranging between 1MHz and 8.5MHz. It is usually necessary to use an external clock tree to fan out multiple clock drives when larger numbers of MAX6960s are used because of the capacitive loads. For example, each one of the eight outputs of a standard 74HC541 octal buffer could drive 8 to 32 MAX6960 OSC inputs, depending on the layout used.

The recommended setting for OSC is 4.194303MHz. This frequency sets the slow global plane counter resolution to 1s, and the fast global plane counter resolution to 1Hz.

REGISTER			COM	MAND A	DDRES	S			HEX CODE
le la	D15	D14	D13	D12	D11	D10	D9	D8	
Driver Address (read only)	Х			Х	0	0	0	0	0x00
Pixel Intensity Scale		1		Х	0	0	0	1	0x01
Panel Intensity		lent	bal	Х	0	0	1	0	0x02
Digit 0 Intensity		rem	Clot	Х	0	0	1	1	0x03
Digit 1 Intensity		Autoincrement	Local/Global	Х	0	1	0	0	0x04
Fault		Auto	Lo	Х	0	1	0	1	0x05
_				Х	0	1	1	0	0x06
—	R/W			Х	0	1	1	1	0x07
Global Driver Indirect Address*	m/ vv	Х	Х	Х	1	0	0	0	0x08
Global Display Indirect Address LSB*		Х	Х	Х	1	0	0	1	0x09
Global Display Indirect Address		Х	Х	Х	1	0	1	0	0x0A
Global Plane Counter*		Х	Х	Х	1	0	1	1	0x0B
Global Clear Planes*		Х	Х	Х	1	1	0	0	0x0C
Global Panel Configuration*		Х	Х	Х	1	1	0	1	0x0D
Global Driver Devices*		Х	Х	Х	1	1	1	0	0x0E
Global Driver Rows*		Х	Х	Х	1	1	1	1	0x0F

#### **Table 8. Register Address Map**

\*When reading from the global registers, only the master MAX6960 (whose driver address is 0x00) responds.

M/XI/M

REGISTER	ADDRESS CODE			CO	MMAND	ADDR	ESS		
	(HEX)	D15	D14	D13	D12	D11	D10	D9	D8
<b>LOCAL:</b> Only the MAX6960 indirected by driver indirect address is written.		0	Х	0	х	Х	Х	х	х
<b>GLOBAL:</b> All MAX6960s are written with the same data.	0x00 to 0x07	0	х	1	Х	Х	Х	Х	х
<b>LOCAL:</b> The MAX6960 indirected by driver indirect address responds.	0x07	1	х	0	Х	Х	Х	х	х
<b>GLOBAL:</b> The MAX6960 configured to address 0x00 responds.		1	х	1	х	Х	Х	х	х
<b>GLOBAL:</b> All MAX6960s are written with the same data.	0x08 to	0	Х	Х	Х	Х	Х	х	х
<b>GLOBAL:</b> The MAX6960 configured to address 0x00 responds.	0x0F	1	х	Х	Х	Х	Х	х	х

## Table 9. Register Address Local/Global Control Bit Format

## Table 10. Register Address Autoincrement Control Bit Format

REGISTER	ADDRESS CODE			CO	MMAND	ADDR	ESS		
	(HEX)	D15	D14	D13	D12	D11	D10	D9	D8
Driver indirect address is not changed	0x00 to	Х	0	Х	Х	Х	Х	Х	Х
Driver indirect address is incremented after read/write	0x07	Х	1	Х	Х	Х	Х	Х	Х
Driver indirect address is not changed	0x08 to	Х	Х	Х	Х	Х	Х	Х	Х

## Table 11. Driver Address Register Format

REGISTER	ADDRESS CODE			R	EGISTE	ER DAT	A		
	(HEX)	D7 D6 D5 D4 D3 D2 D1						D0	
Driver address	0x00	MSB	6	3-bit driv	er addr	ess 0x0	0 to 0xF	F	LSB

## Global and Local Register \_\_\_\_\_Addressing

The register map (Table 8) contains three local registers and eight global registers. Global registers are always written to in all MAX6960s (on the same 4-wire interface) at the same time, using a 16-bit transmission. A read from a global register also always results in a read from driver address 0. The global nature of these registers ensures that all drivers work together, and there is no chance of a software miss-send causing, for example, multiple MAX6960s to try to transmit on the 4wire DOUT line at the same time.

The three local registers can be written to on an individ-

ual basis (updates just the MAX6960 indirected by the global driver indirect address register), or on a global basis (updates all MAX6960s), according to the status of the local/global bit (Table 9). The local/global bit is ignored during a 16-bit read transmission, and the MAX6960 pointed to by the global driver indirect address register is read.

#### **Register Address Autoincrementing**

When a read or write is indirected through the global driver indirect address register, the 16-bit command can choose whether the global driver indirect address is autoincremented after the command has been executed.

16 \_\_\_\_\_

		ADDRESS			R	GIST	ER DA	ТА		
REGISTER FUNCTION	POWER-UP CONDITION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Driver address (read only)	Address 0	0x00	0	0	0	0	0	0	0	0
Pixel intensity scale	Arithmetic for red and green	0x01	Х	Х	Х	Х	Х	Х	0	0
Panel intensity	128/256 intensity	0x02	1	0	0	0	0	0	0	0
Digit 0 intensity	Full 255/256	0x03	1	1	1	1	1	1	1	1
Digit 1 intensity	Full 255/256	0x04	1	1	1	1	1	1	1	1
Fault	No faults	0x05	0	Х	Х	Х	Х	Х	0	0
Global driver indirect address	Address 0x00	0x08	0	0	0	0	0	0	0	0
Global display indirect address LSB		0x09	0	0	0	0	0	0	0	0
Global display indirect address MSB	Address 0x0000	0x0A	Х	Х	0	0	0	0	0	0
Global plane counter	Manual selection to plane 0	0x0B	0	0	0	0	0	0	0	0
Global panel configuration	Shutdown mode, ripple sync enabled, mux flip enabled, color is mono, 4 display planes/1 bit per pixel	0x0D	0	0	1	1	х	х	х	0
Global driver devices	256 drivers interconnected	0x0E	1	1	1	1	1	1	1	1
Global driver rows	256 drivers in a row	0x0F	1	1	1	1	1	1	1	1

#### Table 12. Power-Up Configuration

\*When reading from the global registers, only the master MAX6960 (whose driver address is 0x00) responds.

## Table 13. Global Driver Devices Format

REGISTER	ADDRESS			F	REGIST	ER DAT	Α		
nedio ren	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Global driver devices	0x0E	MS	8-bit	global	driver d	evices (	)x00 to (	DxFF	LSB

#### **Table 14. Global Driver Rows Format**

REGISTER	ADDRESS			R	EGISTI	ER DAT	Α		
nedisten	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Global driver rows	0x0F	MSB	8-b	it globa	al driver	rows 0x	00 to 0×	(FF	LSB

This allows the host to set up one or more registers in consecutive MAX6960s with the display indirect address, autoincrementing only when required (Table 10).

#### **Driver Address Register**

Reading the driver address register (Table 11) returns the driver address that has been assigned to a particular MAX6960. The order of the driver addresses is determined purely by the order that the 3-wire interface is daisy-chained through multiple MAX6960s. The register is used to detect the presence of a MAX6960 at an address, and a binary search on the 256 possible addresses can be used to determine the size of an array of MAX6960s.



MAX6960-MAX6963

## **Table 15. Global Panel Configuration Register Format**

REGISTER	ADDRESS			R	EGISTI	ER DAT	Α		
nedisten	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Global panel configuration	0x0D	ΡI	С	F	R	DP1	DP0	IP	S

## Table 16. Global Panel Configuration—Shutdown Control (S Data Bit D0) Format

REGISTER	ADDRESS			R	EGISTI	ER DAT	Α		
nEdisten	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Shutdown	0x0D	PI	С	F	R	DP1	DP0	IP	0
Normal operation	0x0D	ΡI	С	F	R	DP1	DP0	IP	1

## Table 17. Global Panel Configuration—Invert Pixels (IP Data Bit D1) Format

REGISTER	ADDRESS			R	EGIST	ER DAT	Α		
hEdistEn	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Logic 1 in display memory lights the appropriate LED (normal logic)	0x0D	ΡI	С	F	R	DP1	DP0	0	S
Logic 0 in display memory lights the appropriate LED (invert logic)	0x0D	PI	С	F	R	DP1	DP0	1	S

## Table 18. Global Panel Configuration—Current Plane (DP0, DP1 Data Bit D2, D3) Format

REGISTER	ADDRESS			F	EGISTE	ER DAT	A		
nedisten	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Current display plane is P0	0x0D	PI	С	F	R	0	0	IP	S
Current display plane is P1	0x0D	ΡI	С	F	R	0	1	IP	S
Current display plane is P2	0x0D	0	С	F	R	1	0	IP	S
Current display plane is P0	0x0D	1	С	F	R	1	0	IP	S
Current display plane is P3	0x0D	0	С	F	R	1	1	IP	S
Current display plane is P1	0x0D	1	С	F	R	1	1	IP	S

#### Initial Power-Up

The power-up sequence consists of an internal power-on reset (POR), assertion of the external reset input  $\overline{\text{RST}}$ , and auto-address configuration (see the *Local 3-Wire Interface* section). The internal POR resets all control registers to the default values shown in Table 12. After  $\overline{\text{RST}}$  goes high an internal timer delays execution of the auto-address configuration for 2<sup>21</sup> (2,097,152) OSC cycles (nominally 250ms at OSC = 4.194MHz) (see the *3-Wire Interface Clock (ADDCLK)* section). During this delay time, the global driver devices register (0x0E), global driver rows register (0x0F), and global panel configuration register (0x0D) should be written as these

values are used in the auto-address configuration sequence (see the *Device Configuration* section). After the internal delay time, the auto-addressing configuration commences and takes a fixed interval of 256 ADDCLK cycles to complete where the ADDCLK frequency is OSC/4 (see the *3-Wire Interface Clock (ADDCLK)* section). After completing the auto-self-addressing of all possible 256 interconnected devices, all of the MAX6960s enter shutdown mode.

All registers are capable of write device register operations during the internal delay interval using the 4-wire serial interface. Read device register operations are not allowed during auto-address configuration.

M/IXI/M

## Table 19. Global Panel Configuration—Ripple Sync Control (R Data Bit D4) Format

REGISTER	ADDRESS				REGIST	ER DAT	Ά		
REGISTER	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Ripple sync is disabled; all interconnected MAX6960s on the same 4-wire bus resynchronize together.	0x0D	ΡI	С	F	0	DP1	DP0	IP	S
Ripple sync is enabled; all interconnected MAX6960s on the same 4-wire bus resynchronize with a 0.9537µs delay between adjacent devices.	0x0D	ΡI	С	F	1	DP1	DP0	IP	S

## Table 20. Global Panel Configuration—Mux Flip Control (F Data Bit D5) Format

REGISTER	ADDRESS			R	EGIST	ER DAT	Α		
nEdisten	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Mux flip is disabled: all interconnected MAX6960s on the same 3-wire bus resynchronize to the multiplex timing shown in Figure 11.	0x0D	ΡI	С	0	R	DP1	DP0	IP	S
Mux flip is enabled: all interconnected MAX6960s on the same 3-wire bus resynchronize with MAX6960s with even driver addresses (0, 2, 4 to 254) operating to the multiplex timing shown in Figure 11, and MAX6960s with odd driver addresses (1, 3, 5 to 255) operating to the flipped multiplex timing shown in Figure 12.	0x0D	PI	С	1	R	DP1	DP0	IP	S

# **Device Configuration**

The MAX6960s driving a display panel must be configured before the panel can be used to display images. The configuration involves the global panel configuration register (Table 15–Table 22), the global driver devices register (Table 13), and the global driver rows register (Table 14). The global driver devices register should be written with the total number of MAX6960s interconnected on the 3-wire interface, minus 1 (Table 13). For the four panel examples shown in Figures 1 and 2, 24 MAX6960s are used, so the global driver devices register should be written with the value 23, or 0x17.

The global driver rows register should be written with the number of MAX6960s per panel row, minus 1 (Table 14). For the panel examples shown in Figure 1 and Figure 2, there are six MAX6960s per row, so the global driver rows register should be written with the value 5.

The values stored in the global driver devices register and the global driver rows register, together with the C and Pl bits in the global panel configuration register (Tables 21 and 22), are used by the 3-wire interface

configuration engine to reconfigure display memory addressing among the interconnected MAX6960s.

#### **Global Panel Configuration Register**

The global panel configuration register contains eight device settings (Table 15 to Table 22).

#### Shutdown Mode (Bit D0)

Shutdown mode is exited by clearing the S bit in the global panel configuration register (Table 16). When the MAX6960 is in shutdown mode, LED driver outputs ROW1–ROW8 and COL1–COL16 are tri-stated, and multiplexing is halted. Data in the global configuration registers remains unaltered. For minimum supply current in shutdown mode, logic inputs should be at GND or V+ potential. Shutdown mode is exited by setting the S bit in the global panel configuration register.

#### Invert Pixels (Bit D1)

The invert pixels (IP) bit in the global panel configuration register controls whether the display memory is used directly or inverted (Table 17).

# Table 21. Global Panel Configuration—Color Control (C Data Bit D6) Format

REGISTER	ADDRESS			R	EGIST	ER DAT	A		
nedisten	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Display panel is built with monocolor or RGB digits (permanently set this way for MAX6962 and MAX6963)	0x0D	PI	0	F	R	DP1	DP0	IP	S
Display panel is built with RGY digits	0x0D	PI	1	F	R	DP1	DP0	IP	S

## Table 22. Global Panel Configuration—Planes/Intensity Control (PI Data Bit D7) Format

REGISTER	ADDRESS			F	REGISTI	ER DAT	A		
nedisten	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Four display memory planes (0, 1, 2, 3) available; pixel level-intensity control is 1 bit per pixel per color (on/off) (permanently set this way for MAX6961 and MAX6963)	0x0D	0	С	F	R	DP1	DP0	IP	S
Two display memory planes (0, 1) available; pixel level-intensity control is 2 bits per pixel per color (4 levels)	0x0D	1	С	F	R	DP1	DP0	IP	S

## Table 23. Frame Modulation with Pixel Intensity

PIXEL GRADUATION		EL TA	PIXEL INTENSITY								EX CYC ENAB				
diaboation			SETTING	0	1	2	3	4	5	6	7	8	9	10	11
Both	1	1	Full	1	1	1	1	1	1	1	1	1	1	1	1
Arithmetic	1	0	2/3	1	0	1	1	0	1	1	0	1	1	0	1
Geometric	1	0	1/2	1	0	1	0	1	0	1	0	1	0	1	0
Arithmetic	0	1	1/3	0	1	0	0	1	0	0	1	0	0	1	0
Geometric	0	1	1/4	0	1	0	0	0	1	0	0	0	1	0	0
Both	0	0	Off	0	0	0	0	0	0	0	0	0	0	0	0

## Table 24. Pixel Intensity Scale Register Format

PIXEL GRADUATION		(EL TA	PIXEL INTENSITY							LTIPLE XEL IS	-				
GIADOATION			SETTING	0	1	2	3	4	5	6	7	8	9	10	11
Both	1	1	Full	1	1	1	1	1	1	1	1	1	1	1	1
Arithmetic	1	0	2/3	1	0	1	1	0	1	1	0	1	1	0	1
Geometric	1	0	1/2	1	0	1	0	1	0	1	0	1	0	1	0
Arithmetic	0	1	1/3	0	1	0	0	1	0	0	1	0	0	1	0
Geometric	0	1	1/4	0	1	0	0	0	1	0	0	0	1	0	0
Both	0	0	Off	0	0	0	0	0	0	0	0	0	0	0	0






Figure 11. Multiplex Timing Diagram (No Flip; OSC = 4.194304MHz)

MAX6960-MAX6963




Figure 12. Multiplex Timing Diagram (Flipped; OSC = 4.194304MHz)

22

MAX6960-MAX6963

## Table 25. Digit 0 Intensity Register Format

REGISTER	ADDRESS				REGIST	ER DAT	4		
REGISTER	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
0/256	0x03	0	0	0	0	0	0	0	0
1/256	0x03	0	0	0	0	0	0	0	1
2/256	0x03	0	0	0	0	0	0	1	0
3/256	0x03	0	0	0	0	0	0	1	1
4/256	0x03	0	0	0	0	0	1	0	0
	0x03	_					_		
251/256	0x03	1	1	1	1	1	0	1	1
252/256	0x03	1	1	1	1	1	1	0	0
253/256	0x03	1	1	1	1	1	1	0	1
254/256	0x03	1	1	1	1	1	1	1	0
255/256 (max on)	0x03	1	1	1	1	1	1	1	1

## Table 26. Digit 1 Intensity Register Format

DECICIER	ADDRESS CODE				REGIST	ER DATA			
REGISTER	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
0/256	0x04	0	0	0	0	0	0	0	0
1/256	0x04	0	0	0	0	0	0	0	1
2/256	0x04	0	0	0	0	0	0	1	0
3/256	0x04	0	0	0	0	0	0	1	1
4/256	0x04	0	0	0	0	0	1	0	0
_	0x04	_			_			_	
251/256	0x04	1	1	1	1	1	0	1	1
252/256	0x04	1	1	1	1	1	1	0	0
253/256	0x04	1	1	1	1	1	1	0	1
254/256	0x04	1	1	1	1	1	1	1	0
255/256 (max on)	0x04	1	1	1	1	1	1	1	1

#### Current Plane Identification (Bits D2, D3)

The current plane bits in the global panel configuration register identify which memory plane is currently being used to control the display panel (Table 18). These bits are read only; written data is ignored.

#### Ripple Sync (Bit D4)

The ripple sync feature, when enabled in the global panel configuration register, desynchronizes the multiplex timing of all the interconnected MAX6960 drivers on a display panel by OSC/4 (Table 19). This delay spreads the drive transitions among the drivers to spread power-supply peak-current demand, and ease decoupling. The maximum delay from first driver to last driver is 244µs with the maximum of 256 drivers used. This is too short a time to cause visible artifacts.



#### Mux Flip (Bit D5)

The mux flip feature in the global panel configuration register reverses the panel PWM timing for alternate drivers when enabled (Table 20). Again, this spreads power-supply peak-current demand.

#### Color Control (Bit D6)

The color control bit in the global panel configuration register selects whether a monocolor or RGY display panel is built. Select monocolor when building an RGB panel as shown in Figure 17. This bit is fixed at zero for the MAX6962 and MAX6963, and a write to this bit is ignored for these parts.

REGISTER	ADDRESS CODE				REGIST	ER DATA	۱		
REGISTER	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
	0x02	0	0	0	0	0	0	0	0
2/256 (min on)	0x02	0	0	0	0	0	0	0	1
	0x02	0	0	0	0	0	0	1	0
3/256	0x02	0	0	0	0	0	0	1	1
4/256	0x02	0	0	0	0	0	1	0	0
5/256	0x02	0	0	0	0	0	1	0	1
	0x02	_	_	—	—	—	_	_	—
251/256	0x02	1	1	1	1	1	0	1	1
252/256	0x02	1	1	1	1	1	1	0	0
253/256	0x02	1	1	1	1	1	1	0	1
254/256	0x02	1	1	1	1	1	1	1	0
255/256 (max on)	0x02	1	1	1	1	1	1	1	1

## Table 27. Panel Intensity Register Format

## Table 28. Global Driver Indirect Address Format

REGISTER	ADDRESS CODE				REGISTE	ER DATA			
nedisten	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Global driver indirect address	0x08	MSB	8-bit driver indirect address 0x00 to 0xFF					LSB	

#### Planes/Intensity Control (Bit D7)

The planes/intensity (PI) control bit in the global panel configuration register selects whether the display memory is configured as four planes with 1-bit-per pixel per color-intensity control, or two planes with 2-bits-per pixel per color-intensity control. This bit is fixed at zero for the MAX6961 and MAX6963, and a write to this bit is ignored for these parts.

#### Pixel Intensity Scale Register

The pixel intensity scale register (Table 24) sets the graduation type used when 2-bits-per-pixel intensity control is selected by setting the PI bit (Table 22). The pixel level-intensity control can be set to be either arithmetic (off, 1/3, 2/3, full) or geometric (off, 1/4, 1/2, full). The setting is made on a digit-by-digit basis, so each color on an RGY or RGB panel can use the most appropriate graduation type.

#### **Digit Intensity Control**

The digit 0 and digit 1 intensity registers (Tables 25 and 26) set the fractions of the panel intensity PWM value that are applied to the two display digits. The PWM for each digit is calculated as n/256th of the panel intensity value, where n is the value in the digit's digit 0/1 intensity register. The digit 0/1 intensity registers enable configuring relative adjustments in digit intensity, while the

display panel is still controlled as a whole by the panel intensity. These adjustments are typically used to calibrate out luminosity differences between LEDs from different batches. They can also be used to color balance RGY displays so that, for example, full panel intensity of a red-green panel is a consistent orange hue.

#### **Panel Intensity Control**

Digital control of panel display brightness is provided by an internal pulse-width modulator, which is controlled by the panel intensity register (Table 27). The modulator scales the average segment current in 253 steps from a maximum of 255/256 down to 2/256 of the peak current. The maximum effective PWM duty cycle for a digit is therefore 254/256, given by the maximum 255/256 digit intensity multiplied by the maximum 255/256 panel intensity. The minimum interdigit blanking time is therefore 4/256 of a cycle, or 4/256 x 122µs digit period = 1.91µs.

#### **Peak-Segment Current Selection**

The LED drive current can be selected between either a 40mA peak per segment and a lower 20mA peak current on a digit-by-digit basis using the R<sub>ISET0</sub> and R<sub>ISET1</sub> pins. R<sub>ISET0</sub> should be open circuit to select 20mA, or connected to GND to select 40mA segment current for digit 0. R<sub>ISET1</sub> selects segment current for



## Table 29. Global Display Indirect Address Format

REGISTER	ADDRESS CODE			F	REGISTE	R DATA			
nedisten	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Global display indirect address LSB	0x09	D7	D6	D5	D4	D3	D2	D1	D0
Global display indirect address MSB	0x0A	Х	Х	D13	D12	D11	D10	D9	D8

## Table 30. Global Plane Counter Register Format

	PLANES/INTENSITY BIT			F	REGIS	TER	DATA			
REGISTER	(SEE TABLE 22): 0 FOR 1 BIT/PIXEL; 4 PLANES 1 FOR 1 BIT/PIXEL; 4 PLANES	ADDRESS CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
PLANE COUNTER	_	0x0B	Fast slow	Auto manual		C	ounter	<sup>r</sup> settir	ng	
Manual selection to plane 0—counter disabled	x	0x0B	Х	0	Х	Х	х	х	0	0
Manual selection to plane 1—counter disabled	х	0x0B	Х	0	Х	Х	Х	х	0	1
Manual selection to plane 2—counter disabled	0	0x0B	х	0	Х	Х	х	х	1	0
Manual selection to plane 0—counter disabled	1	0x0B	х	0	х	Х	х	х	1	1
Manual selection to plane 3—counter disabled	0	0x0B	х	0	х	Х	х	х	1	0
Manual selection to plane 1—counter disabled	1	0x0B	Х	0	х	Х	х	х	1	1
SLOW PLANE COUNTER			0	1	Х	Х	Х	Х	Х	Х
Auto slow plane counter—1 frame every second	_	0x0B	0	1	0	0	0	0	0	1
Auto slow plane counter—1 frame every 2s	_	0x0B	0	1	0	0	0	0	1	0
—			0	1	—	_	—	—	—	—
Auto slow plane counter—1 frame every 62s	_	0x0B	0	1	1	1	1	1	1	0
Auto slow plane counter—1 frame every 63s	_	0x0B	0	1	1	1	1	1	1	1
FAST PLANE COUNTER			1	1	Х	Х	Х	Х	Х	Х
Auto fast plane counter—1 frame per second	_	0x0B	1	1	0	0	0	0	0	1

## Table 30. Global Plane Counter Register Format (continued)

	PLANES/INTENSITY BIT			F	REGIS	TER	DATA	1		
REGISTER	(SEE TABLE 22): 0 FOR 1 BIT/PIXEL; 4 PLANES 1 FOR 1 BIT/PIXEL; 4 PLANES	ADDRESS CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
PLANE COUNTER		0x0B	Fast slow	Auto manual		С	ounte	r settir	ng	
Auto fast plane counter—2 frames per second		0x0B	1	1	0	0	0	0	1	0
			1	1						
Auto fast plane counter— 62 frames per second		0x0B	1	1	1	1	1	1	1	0
Auto fast plane counter— 63 frames per second		0x0B	1	1	1	1	1	1	1	1

digit 1 in the same manner. The MAX6960 is guaranteed to drive 40mA peak segment current into a 2.4V LED with a minimum supply voltage of 3.15V, and 20mA peak segment current into a 2.2V LED with a minimum supply voltage of 2.7V.

**Global Driver Indirect Address Register** The global driver indirect address register is used to store the driver address identifying which of 256 MAX6960s is accessed for 16-bit transmission when a local register is read (Table 28).

**Global Display Indirect Address Register** 

The global display indirect address registers are used to store the 14-bit display memory address identifying which byte of display memory across all the interconnected MAX6960s is written by an 8-bit transmission (Table 29). The 14-bit address stored in these two registers increments after every 8-bit transmission, and overflows from address 0x3FFF to address 0x0000.

#### **Global Plane Counter**

The global plane counter (Table 30) allows any display plane to be selected as the current display plane, or configures the MAX6960 for automatic plane sequencing. The display plane is switched to the newly selected plane on the rising edge of  $\overline{CS}$  at the end of the 16-bit transmission. When automatic plane sequencing is selected, the current display plane is initialized to plane P0. The current display plane is incremented through all four planes P0–P3 (planes/intensity = 0) or both planes P0–P1 (planes/intensity = 1) at the frame rate selected, and then restarts at plane P0 again. The

plane sequencing continues until the global plane counter is reconfigured. If the global plane counter is used for the automatic sequencing of animations, the user should ensure that the plane ahead of the current display plane is updated before the automatic plane switchover to achieve artifact-free animation.

#### **Global Clear Planes Command**

Writing the global clear planes counter (Table 31) allows any or all display memory planes to be cleared with one command. The selected plane(s) are cleared on the rising edge of  $\overline{CS}$  at the end of the 16-bit transmission.

## Fault Detection

## LED Fault Detection

The MAX6960 detects open-circuit and short-circuit LEDs. It can only detect an LED fault when attempting to light that LED, so a good strategy to check a panel is to program the panel with all LEDs on power-up to check the displays.

The fault and device ID register (Table 32) uses 3 bits to flag and distinguish open-circuit (open flag), short circuit (short flag), and overtemperature (OT flag) faults, and a fourth flag (fault flag), which is an OR of the open flag, short flag, and OT flag.

The fault and device ID register is cleared on powerup, and can also be cleared by writing to it. The fault flags are NOT cleared by a read. When writing the fault and device ID register, the data written is ignored; all fault flags are cleared, including the OT flag. It is possible to clear all MAX6960s on a bus by performing a global write to the fault and device ID register.



## Table 31. Global Clear Planes Register Format

ACTION	ADDRESS				REGISTI	ER DATA			
ACTION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
GLOBAL CLEAR PLANES	0x0C	GREEN P3	GREEN P2	GREEN P1	GREEN P0	RED P3	RED P2	RED P1	RED P0
Clear all red plane P0 display memory	0x0C	Х	Х	Х	Х	х	Х	Х	1
Clear all red plane P1 display memory	0x0C	Х	Х	Х	Х	Х	Х	1	х
Clear all red plane P2 display memory*	0x0C	Х	Х	Х	Х	Х	1	Х	х
Clear all red plane P3 display memory*	0x0C	Х	Х	Х	Х	1	Х	Х	х
Clear all green plane P0 display memory <sup>†</sup>	0x0C	Х	Х	Х	1	х	Х	Х	х
Clear all green plane P1 display memory <sup>†</sup>	0x0C	Х	х	1	х	х	х	Х	х
Clear all green plane P2 display memory <sup>†*</sup>	0x0C	Х	1	Х	Х	х	Х	Х	х
Clear all green plane P3 display memory <sup>†*</sup>	0x0C	1	Х	Х	х	х	Х	Х	х

\*These bit settings are ignored when the global panel configuration register bit PI is clear (i.e., ignored in 2-bits-per-pixel mode). †These bit settings are ignored when the global panel configuration register bit C is clear (i.e., ignored in monocolor mode).

## Table 32. Fault and Device ID Register Format

REGISTER	ADDRESS CODE				REGI	STER DA	R DATA					
	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0			
Fault (read)	0x05	Fault flag	Part	ID	Х	Х	OT flag	Short flag	Open flag			
Fault (write) clears fault register status	0x05	0	Part	ID	Х	Х	0	0	0			
Device is MAX6960	0x05	Х	0	0	Х	Х	Х	Х	Х			
Device is MAX6961	0x05	Х	0	1	Х	Х	Х	Х	Х			
Device is MAX6962	0x05	Х	1	0	Х	Х	Х	Х	Х			
Device is MAX6963	0x05	Х	1	1	Х	Х	Х	Х	Х			
No LED or OT faults	0x05	0	Part	ID	Х	Х	0	0	0			
At least one open-circuit LED fault	0x05	1	Part	ID	Х	Х	Х	Х	1			
At least one short-circuit LED fault	0x05	1	Part	ID	Х	Х	Х	1	Х			
Overtemperature fault	0x05	1	Part	ID	Х	Х	1	Х	Х			






Figure 13. RISETO and RISET1 Internal Architecture

#### **Overtemperature Fault Detection**

The MAX6960 contains an overtemperature (OT) detection circuit, which trips at a die temperature of typically +150°C. The OT event is latched, and is readable in the fault and device ID register (Table 32). When the OT trips, the MAX6960 shutdown bit in the configuration register (Table 15) is cleared, and the driver goes into shutdown. Data is not lost; the effect is the same as the user setting the shutdown bit. The user can attempt to set the shutdown bit at any time. However, if the driver is still over temperature, then the attempt to set the shutdown bit is ignored. The OT fault flag is NOT automatically cleared when the device cools, or when the device is taken out of shutdown.

The fault and device ID register is cleared on powerup, and can also be cleared by writing to it. The fault flags are NOT cleared by a read. When writing the fault and device ID register, the data written is ignored; all fault flags are cleared, including the LED flags. It is possible to clear all MAX6960s on a bus by performing a global write to the fault and device ID register.

## **Applications Information**

#### **Setting LED Drive Current**

The MAX6960 can be configured for pretrimmed 20mA or 40mA LED current, or a 20mA to 40mA adjustable current, on a digit-by-digit basis by the RISET0 and RISET1 pin connections (Figures 13 and 14). The digit intensity registers can be used to digitally adjust the segment current, again on a digit-by-digit basis, by controlling the PWM. Some applications best use one or the other technique; some applications may require the flexibility of both.




Figure 14. RISET0 and RISET1 Pin Connections

MAX6960-MAX6963

#### **Power Supplies**

The MAX6960 operates from a single 2.7V to 3.6V power supply. Accuracy of the LED drive current of 20mA is guaranteed over this supply range. Accuracy of the LED drive current of 40mA is guaranteed over a supply range of 3.15V to 3.6V.

Bypass each of the 5 V+ power-supply pins to GND with a 0.1µF capacitor as close to the device as possible. Add a 10µF to 100µF bulk decoupling capacitor to the supply bus at least every several MAX6960s. Each MAX6960 draws a peak current of either 40mA x 16 segments = 640mA (current setting = high) or  $20mA \times$ 16 segments = 320mA (current setting = low), regardless of the PWM plane and pixel intensity settings. If ripple sync and/or mux flip are enabled, then the timing of these peak currents is desynchronized between drivers, providing an easier load to the power supply. For all but the smallest display panels, it is necessary to use 2oz copper boards to minimize the voltage drops across the supply planes with the high currents that are required. Set the supply voltage to 3.6V at the panel supply input to allow the most margin for on-board supply voltage drops. For the TQFN package, connect the exposed pad to GND.

#### **RST** Input

The external reset input, RST, is asserted low and halts internal operations and forces control registers to their default values shown in Table 12. In systems where the MAX6960s are operated from different regulated supplies with different power-up delays, hold RST of every interconnected MAX6960 low until 50ms after the last MAX6960 has powered up. RST can be asserted low at any time to force all devices to the default condition. RST must be driven by a CMOS logic output supplied by V+. A supervisor, such as the MAX6821x526, which has an adjustable power-up reset delay, is a good choice.

When  $\overline{\text{RST}}$  is deasserted, the sequence of events for writing global registers and auto-address configuration is the same as described in the *Initial Power-Up* section.

#### **Package Dissipation**

Typical full-power (all segments on) device power dissipation is 671 mW (V+ = 3.3V, V<sub>LED</sub> = 2.3V, I<sub>LED</sub> = 40mA, 254/256 full intensity). Consider the effect of one or more shorted display LEDs in planning dissipation handling. The MAX6960 remains under the 1023mW MQFP package dissipation limit at  $+70^{\circ}\text{C}$  with V+ = 3.6V and V<sub>LED</sub> = 2.1V. The TQFN package is preferred for 40mA segment current applications because the

2.16W package dissipation limit easily handles worstcase applications including multiple shorted LEDs.

# Connecting Multiple MAX6960s to the 4-Wire Bus

Up to 256 MAX6960s can be interconnected to share the same 4-wire bus in parallel, sharing a common  $\overline{CS}$ . The maximum of 256 devices is set by the automatic address allocation limit. Care is needed to achieve the successful parallel interconnection of more than 16 MAX6960s due to the high-capacitive loading this presents onto the 4-wire bus. It is generally necessary to either buffer and drive the CLK, DIN, and  $\overline{CS}$  lines to small groups of drivers, or to reduce the 4-wire data rate from the 20Mb/s limit, if more than approximately 16 MAX6960s are used. The exact limit depends on the application's 4-wire data rate requirement, the capacitive drive capability of the host's CLK, DIN, and  $\overline{CS}$  drivers, and the effective capacitance of the CLK, DIN, and  $\overline{CS}$  routing on the circuit board. The circuit in Figure 15 shows one way of fanning out the CLK, DIN, and  $\overline{\text{CS}}$  lines to 128 MAX6960s, and fanning in the DOUT lines back into one DOUT line. The CLK. DIN. and  $\overline{CS}$  lines are buffered with standard CMOS bus buffers, with each buffer output driving 16 CLK, DIN, or CS inputs. The tri-state DOUT outputs are also connected together in groups of 16, and fed into octal analog multiplexers. The analog multiplexers are used here as data selectors, with the very low (10 $\Omega$ ) switch resistance providing an effective logic power driver. Note, however, that while the MAX6960's DOUT output is tristate, the selected DOUT from this power driver is not.

#### Using the MAX6960 as Controller for Higher Voltage or Higher Current

The MAX6960 can be used as a graphic controller with external drive transistors for applications requiring higher peak segment currents and/or a higher drive voltage (multiple LEDs in series for each pixel). The panel and pixel-level intensity control is still available because PWM techniques are used, but the peak segment current is set by external current-limiting resistors in series with the LEDs, instead of the MAX6960's internal precision constant-current sources. Figure 16 shows example output drivers that interface the MAX6960 to control anode-row displays at a higher segment current and drive voltage. Sixteen instances of the low-current cathode column driver, and eight instances of the high-current anode row driver are required per MAX6960.






Figure 15. MAX6960–MAX6963 High-Speed 4-Wire Interface Expansion

MAX6960-MAX6963

To use these drivers, choose R1 to set the desired peak segment current  $\mathsf{IPEAK}$  according to the driver supply voltage  $\mathsf{VDRIVER}$  and the LED forward voltage drop  $\mathsf{VLED}$ :

$$IPEAK = (VDRIVER - VLED - VCE(SAT)Q1) / (R1 + RDS(ON)Q2) A$$

Choose R2 to pass 5mA in order to drop 5V across R3 to provide 5V gate drive to logic-level pFET Q2:

R2 = (VDRIVER - VCE(SAT)Q3 - 5) x 200 $\Omega$ 

Rate Q1 at segment current IPEAK, and rate Q2 at row current, which is 16 times IPEAK.

#### Using the MAX6960 as Driver/Controller for RGB Displays

A MAX6960 can drive an 8 x 16 LED matrix, and so one MAX6960 can drive two 8 x 8 monocolor digits or one 8 x 8 RGY digit. A MAX6960 cannot directly drive an 8 x 8 RGB display digit, but MAX6960s can nevertheless be used to build RGB panels.

The MAX6960 drivers provide  $3 \times 2 = 6$  bits of color control to an RGB panel, or 64 colors.

The best way to drive RGB LEDs with the MAX6960 is to use three 3-wire buses, one for each color (Figure 17). A single 4-wire interface must be used, with three CSs,





Figure 16. Current and Voltage Boosting MAX6960–MAX6963 with External Transistors

again one for each color. The red and green LEDs are driven directly by their MAX6960s, and are connected cathode row as normal. The blue LEDs cannot be driven directly by their MAX6960s because the blue LED forward voltage is too high, so external drive transistors must be used as discussed previously. The blue LEDs are therefore connected anode row. The MAX6960 is suitable to drive discrete RGB matrix displays using either separate LEDs for the red, green, and blue or sixterminal surface-mount or through-hole RGB LEDs. The six-terminal LEDs must be used to give individual access to the anodes and cathodes. The MAX6960 is not suitable to drive prewired RGB 8 x 8 matrix displays because the row/column wiring is incorrect.

Synchronization is achieved by writing the global panel configuration registers for every driver at the same time. The user must therefore provide a method for driving all three  $\overline{CSs}$  together when writing the global panel configuration register. This complexity aside, the three-bus method automatically organizes the display memory into three color planes. Also, ripple sync and mux flip can be enabled or disabled in any manner desired. The digit limit for one set of three 3-wire buses is 768 RGB digits using 256 MAX6960s. The structure can be repeated to build a very large panel.



# Pin Configurations (continued)





Figure 17. Connecting MAX6960–MAX6963s to RGB Displays

MAX6960-MAX6963

M/IXI/M


# **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



# **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



# 8 x 8 Matrix Graphic LED Drivers **Package Information (continued)**

**4-Wire Serially Interfaced** 

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

					CON	IMON D	DIMENSI	ons											EXPOS	ed pa	d vari/	TIONS			
											stom P					1	PKG.	DEPOPULATED		D2			E2		JEDEC M0220
	.		-							· ·	T4877-				-		CODES	LEADS	MIN.	NOM.	MAX.	MN.	NOM.	MAX.	REV. C
PKC		32L 7x	-		4L 7x7			BL 7x7			IBL 7x			6L 7x	-		T3277-2	-	4.55	4.70	4.85	4.55	4.70	4.85	-
YMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		T3277-3	-	4.55	4.70	4.85	4.55	4.70	4.85	_
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80		T4477-2	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1
A1	0	0.02	0.05	0	0.02	0.05	۵	0.02	0.05	0	0.02	0.05	٥	-	0.05		T4477-3	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1
A2	0	).20 RE	F.	0	.20 RE	F.	(	).20 RE	F.	0	).20 RE	EF.	0	.20 R	F.		T4877−1₩	13,24,37,48	4.20	4.30	4.40	4.20	4.30	4.40	-
b	0.25	0,30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25	1	T4877-3	-	4.95	5.10	5.25	4.95	5.10	5.25	-
D	6,90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	1	T4877-4	-	5.40	5.50	5.60	5,40	5,50	5.60	-
E	6,90	7.00	7.10	6.90	7,00	7.10	6,90	7.00	7.10	6.90	7.00	7.10	6,90	7,00	7,10		T4877-5	-	2.40	2.50	2.60		2.50		-
6		.65 BS			.50 BS			).50 BS			).50 BS			.40 BS		1	T4877-6	-	5.40	5.50	5.60		5.50		-
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	1	T4877-7	-		5.10	5.25		5.10		-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.30	0.40	0.50	1	T4877M-1	-	5.40	5.50		5.40	5.50		-
		32			44			48			44	1		56		1	T4877M—6	-	5.40	5.50	5.60		5.50		-
		8						12								1	T4877MN-8	-	5.40	5.50	5.60	5.40			-
ND NE NOTE	S:	8	NG &	TOLE	11 11 7ANCII	NG CC	INFOR	12	ASME	Y14.	10 12 5M-1	994.		<u>14</u> 14		<b> </b>	T5677-1 T5677-2 ** NOTE: T48 TOT	-  - 77—1 IS A ( AL NUMBER					5.50 5.50 4 LE4	5.60	_  ερορυί
NE NOTE 1. 2. 3. 4.	DIMEN ALL I N IS THE SPP- THE DIMEN	8 NSIONI DIMEN THE TERMII -012. ZONE NSION	SIONS TOTAL NAL # DET INDIC b AP	ARE NUME 1 IDEI AILS ( CATED. PLIES	11 RANCII IN MIL DER O NTIFIE DF TE THE TO M	LIMETI F TER R AND RMINA TERMI	ERS. MINAL TERN L #1 INAL #	12 M TO ANGLE S. IDENT IDENT IDENT FERMIN	s are Numb IFTER INTIFIE	E IN D ERING ARE O IR MAY	12 5M-19 DEGREI CONI DPTION Y BE	es. Ventic Val, B Eithei	RAM	14 ALL C JST B	E LOC	RM CATI	15677-2	al number	5.40 CUSTO	5.50 4 48L	5.60 PKG.	5.40 WITH	5.50	5.60	-
NOTE 1. 2. 3. (A)	DIMEN ALL I N IS THE SPP THE DIMEN 0.25	8 NSIONI DIMENS THE TERMII -012. ZONE NSION	SIONS TOTAL NAL # DET INDIC b AP AND	ARE NUME 1 IDEI TAILS 1 CATED. PLIES 0.30	11 RANCII IN MIL DER O VTIFIEI DF TE THE TO M mm F	LIMET F TER R AND RMINA TERMI ETALLI ROM	ERS. MINAL TERN L #1 NAL # IZED 1 TERNI	12 M TO ANGLE S. /INAL IDENT /1 IDE FERMIN NAL T	s are Numb IFIER INTIFIE IAL AI	E IN D ERING ARE C IR MAY	12 5M-19 DEGRED CONIDITION Y BE MEAS	es. Ventic Val, B Eithei Sured	RAM BETW	ALL C JST B KOLD F	ie loc or ma	RM Ark	T3677-2 ** NOTE: 148 TO TO JESD 95 ED WITHIN ED FEATURE.	al number	5.40 CUSTO	5.50 4 48L	5.60 PKG.	5.40 WITH	5.50	5.60	-
NOTE 1. 2. 3. 4. 6.	DIMEN ALL I N IS THE SPP- THE DIMEI 0.25 ND A	8 NSIONI DIMENS THE TERMII 	Sions Total Nal # Indic b Ap And E Ref	ARE NUME 1 IDEI AILS ( CATED. PLIES 0.30 ER TO	TI TANCII IN MIL DER O NTIFIEI DF TE THE TO M mm F THE	LUMETT F TER R AND RMINA TERMI ETALLI ROM NUME	ERS. Ininal TERN Inal #1 Ized 1 Terni Ber o	12 M TO ANGLE S. AINAL IDENT H IDE TERMIN NAL T F TER	s are Numb IFIER NTIFIE IAL AI IP. MINAL	ering Are ( are ( r ma) ND IS S ON	12 5M-19 DEGRED CONI DPTION Y BE MEAS EACH	es. Ventic Val, B Eithei Sured	RAM BETW	ALL C JST B KOLD F	E LOC	RM Ark	T3677-2 ** NOTE: 148 TO TO JESD 95 ED WITHIN ED FEATURE.	al number	5.40 CUSTO	5.50 4 48L	5.60 PKG.	5.40 WITH	5.50	5.60	-
NOTE 1. 2. 3. 4. 6. 7.	DIMEN ALL I N IS THE SPP- THE DIMEN 0.25 ND A DEPO	8 NSIONI DIMEN THE TERMII 	SIONS TOTAL NAL # DET INDIC b AP AND E REF	ARE NUME 1 IDEI (AILS ( CATED. 0.30 ER TO S POS	TI TANCII IN MIL DER O VTIFIEI DF TE THE TO M mm F SIBLE	LUMETT F TER R AND RMINA TERMI ETALLI ROM NUME IN A	ERS. MINAL TERN INAL IZED TERNI IZED SYMN	12 M TO ANGLE S. AINAL IDENT H IDE F TER IETRIC	s are Numb IFIER INTIFIE IAL AI IP. MINALI	ering Are ( R Ma' ND IS S ON Shion	12 5M-19 DEGREI CONI DPTION Y BE MEAS EACH	es. Ventic Val, B Eithei Sured D Am	RAM RAM BETW	ALL C IST B IOLD C EEN	e loc or ma	RM ARK CTI	T5677-2 ** NOTE: T48 TO JESD 95 ED WITHIN YED FEATURE. VELY.	al number	5.40 CUSTO	5.50 4 48L	5.60 PKG.	5.40 WITH	5.50	5.60	-
NOTE 1. 2. 3. 4. 6. 7. 9.	DINEN ALL I N IS THE THE DIMEI 0.25 ND A DEPO COPL DRAW T487	8 NSIONI DIMENS THE -012. ZONE NSION STIM ND NE SPULAT ANARI (ING C 77-1/	SIONS TOTAL DET INDIC b AP AND E REF TION IS TY API CONFOI 2-3/-	ARE NUME 1 IDEI (AILS I CATED. PLIES 0.30 ER TO S POS PLIES RMS T -4/-5	11 RANCII IN MILL DER O NTIFIEI DF TE THE TO M mm F SIBLE TO TH SIBLE TO TH O JEL	LUMETI F TER R AND RMINA TERMI ETALLI ROM NUME IN A HE EX DEC M	ERS. MINAL TERNI IZED 1 TERNI BER 0 SYMN POSEI 0220 577-1	12 M TO ANGLE S. MINAL IDENT H IDE TERMIN NAL TI F TER IETRIC D HEA' EXCEL	s are NUMB IFIER IAL AI IP. MINAL! AL FA	E IN D ERING ARE ( TR MA) ND IS S ON SHION ( SLU	12 5M-19 DEGREI CONI DPTION Y BE MEAS EACH	es. Ventic Val, B Eithei Sured D An Well	NUT MU RAM BETW NDE: ASTI	14 ALL C JST B OLD C EEN SIDE I	e loc or ma Respec	RM ARK CTI	T5677-2 ** NOTE: T48 TO JESD 95 ED WITHIN YED FEATURE. VELY.	-1	5.40 CUSTOI OF LE	5.50 4 48L ADS A	5.50 PKG. RE 44	5.40 WITH	5.50 4 LE4	5.60 NOS D	-
NOTE 1. 2. 3. 4. 6. 7. 9. 10.	DIMEN ALL I N IS THE SPP- THE DIMEI 0.25 ND A DEPO COPL DRAW T487 WARP	8 NSIONI DIMENS THE TERMII 	SIONS TOTAL DET INDIC b AP AND E REF TION IS TY API SONFOI '-3/- SHALL	ARE NUME 1 IDEI AILS ( CATED. PLIES C.30 ER TO S POS PLIES RMS T 4/-5 NOT	11 RANCII IN MIL DER O VTIFIEI DF TE THE TO M SIBLE TO THE SIBLE TO TH O JEL (-6 ) EXCEE	LUMETT F TER R AND RMINA TERMI ETALLI ROM NUME IN A HE EX DEC M 20 0.1	ERS. MINAL TERN IZED IZED IZED IZERNI BER O SYMN POSEI 0 mn	12 M TO ANGLE S. MINAL IDENT H IDENT F TER IETRICI O HEA' EXCEL	s are NUMB IFIER WINAL MINAL AL FA SINI PT TH	E IN D ERING ARE C R MAY ND IS S ON SHION K SLU E EXF	12 55M-11 DEGREI SCONI DETION Y BE MEAS EACH S G AS EOSED	es. Ventic Val, B Eithei Sured D An Well	NUT MU RAM BETW NDE: ASTI	14 ALL C JST B OLD C EEN SIDE I	e loc or ma Respec	RM ARK CTI	T5677-2 ** NOTE: T48 TO JESD 95 ED WITHIN YED FEATURE. VELY.	-1	5.40 CLUSTOI OF LE	5.50 4 48L ADS A ADS A	5.60 PKG. RE 44	5.40 with	5.50 4 LE4	5.60 NOS D	- EPOPUL
NOTE 1. 2. 3. 4. 6. 7. 9. 10.	DINEN ALL I N IS THE THE DIMEI 0.25 ND A DEPO COPL DRAW T487	8 NSIONI DIMENS THE TERMII 	SIONS TOTAL NAL # DET INDIC b AP AND E REF TON IS TY API SHALL 5 FOR	ARE NUME 1 IDEI (ALS O CATED. PLIES 0.30 ER TO S POS PLIES RMS T 4/-5 NOT PACK	11 RANCII IN MIL DER O TTIFIEI TO M THE SIBLE TO TH SIBLE TO TH O JEL O THE SIBLE TO TH O SIBLE TO TH O SIBLE TO TH O SIBLE AGE C	LUMETT F TER R AND RMINA TERMI ETALLI ROM NUME IN A 1E EX DEC M & T56 D 0.1 DRIENT	ERS. MINAL TERN NAL #1 NAL #1 ZED 1 TERNI ØER 0 SYMN POSEI 0220 577-1 0 mm	12 M TO ANNGLE S. MINAL IDENT H IDENT HIT IDENT H IDEN	s are NUMB IFIER INTIFIE IAL AI IP. MINAL I SINI PT TH RENCE	E IN D ERING ARE C R MAY ND IS S ON SHION K SLU E EXF	12 55M-11 DEGREI SCONI DETION Y BE MEAS EACH S G AS EOSED	es. Ventic Val, B Eithei Sured D An Well	NUT MU RAM BETW NDE: ASTI	14 ALL C JST B OLD C EEN SIDE I	e loc or ma Respec	RM ARK CTI	T5677-2 ** NOTE: T48 TO JESD 95 ED WITHIN YED FEATURE. VELY.	-1	5.40 CLISTOI OF LE DAL	5.50 4 48L ADS 4 ADS 4	5.60 PKG. RE 44	S.40 WITH	5.50 4 LE4	5.60 ADS D	

## **Revision History**

Pages changed at Rev 2: 1, 3, 35 Pages changed at Rev 3: 1, 32, 35

### TRANSISTOR COUNT: 120,579 PROCESS: BICMOS

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

© 2007 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products, Inc.

Chip Information

\_\_\_ 35