

IDT71P71804 IDT71P71604

Features

- 18Mb Density (1Mx18, 512kx36)
- Common Read and Write Data Port
- **Dual Echo Clock Output**
- 2-Word Burst on all SRAM accesses
- Multiplexed Address Bus
 - One Read or One Write request per clock cycle
- DDR (Double Data Rate) Data Bus
 - Two word bursts data per clock
- Depth expansion through Control Logic
- HSTL (1.5V) inputs that can be scaled to receive signals from 1.4V to 1.9V.
- Scalable output drivers
 - Can drive HSTL, 1.8V TTL or any voltage level from 1.4V to 1.9V.
 - Output Impedance adjustable from 35 ohms to 70 ohms
- 1.8V Core Voltage (VDD)
- 165-ball, 1.0mm pitch, 13mm x 15mm fBGA Package JTAG Interface

Description


The IDT DDRII™ Burst of two SRAMs are high-speed synchronous memories with a double-data-rate (DDR), bidirectional data port. This scheme allows maximization of the bandwidth on the data bus by passing two data items per clock cycle. The address bus operates at single data rate speeds, allowing the user to fan out addresses and ease system design while maintaining maximum performance on data

The DDRII has scalable output impedance on its data output bus and echo clocks, allowing the user to tune the bus for low noise and high performance.

All interfaces of the DDRII SRAM are HSTL, allowing speeds beyond SRAM devices that use any form of TTL interface. The interface can be scaled to higher voltages (up to 1.9V) to interface with 1.8V systems if necessary. The device has a VDDQ and a separate Vref, allowing the user to designate the interface operational voltage, independent of the device core voltage of 1.8V VDD. The output impedance control allows the user to adjust the drive strength to adapt to a wide range of loads and transmission lines.

The DDRII SRAM has two sets of input clocks, namely the K, \overline{K} clocks and the C, C clocks. In addition, the DDRII has an output "echo" clock, CQ, CQ.

Functional Block Diagram



- 1) Represents 18 signal lines for x18, and 36 signal lines for x36
- 2) Represents 20 address signal lines for x18 and 19 address signal lines for x36.
- 3) Represents 2 signal lines for x18 and 4 signal lines for x36.
- 4) Represents 36 signal lines for x18 and 72 signal lines for x36.

APRIL 2009

The K and \overline{K} clocks are the primary device input clocks. The K clock is used to clock in the control signals (\overline{LD} , R/\overline{W} and $\overline{BW}x$), the address, and the first word of the data burst during a write operation. The \overline{K} clock is used to clock in the control signals ($\overline{BW}x$), and the second word of the data burst during a write operation. The K and \overline{K} clocks are also used internally by the SRAM. In the event that the user disables the C and \overline{C} clocks, the K and \overline{K} clocks will also be used to clock the data out of the output register and generate the echo clocks.

The C and \overline{C} clocks may be used to clock the data out of the output register during read operations and to generate the echo clocks. C and \overline{C} must be presented to the SRAM within the timing tolerances. The output data from the DDRII will be closely aligned to the C and \overline{C} input, through the use of an internal DLL. When C is presented to the DDRII SRAM, the DLL will have already internally clocked the first data word to arrive at the device output simultaneously with the arrival of the \overline{C} clock. The C and second data word of the burst will also correspond.

Single Clock Mode

The DDRII SRAM may be operated with a single clock pair. C and \overline{C} may be disabled by tying both signals high, forcing the outputs and echo clocks to be controlled instead by the K and \overline{K} clocks.

DLL Operation

The DLL in the output structure of the DDRII SRAM can be used to closely align the incoming clocks C and \overline{C} with the output of the data, generating very tight tolerances between the two. The user may disable the DLL by holding \overline{D} off low. With the DLL off, the C and \overline{C} (or K and \overline{K} if C and \overline{C} are not used) will directly clock the output register of the SRAM. With the DLL off, there will be a propagation delay from the time the clock enters the device until the data appears at the output.

Echo Clock

The echo clocks, CQ and \overline{CQ} , are generated by the C and \overline{C} clocks (or K, \overline{K} if C, \overline{C} are disabled). The rising edge of C generates the rising edge of CQ, and the falling edge of \overline{CQ} . The rising edge of \overline{C} generates the rising edge of \overline{CQ} and the falling edge of CQ. This scheme improves the correlation of the rising and falling edges of the echo clock and will improve the duty cycle of the individual signals.

The echo clock is very closely aligned with the data, guaranteeing that the echo clock will remain closely correlated with the data, within the tolerances designated.

Read and Write Operations

Read operations are initiated by holding Read/Write control input (R/\overline{W}) high, the load control input (\overline{LD}) low and presenting the read address to the address port during the rising edge of K, which will latch the address. The data will then be read and will appear at the device output at the designated time in correspondence with the C and \overline{C} clocks.

Write operations are initiated by holding the Read/Write control input (R/ \overline{W}) low, the load control input (\overline{LD}) low and presenting the write address to the address port during the rising edge of K, which will latch the address. On the following rising edge of K, the first word of the two word burst must be present on the data input bus DQ[x:O], along with the appropriate byte write (\overline{BWx}) inputs. On the following rising edge of \overline{K} , the second half of the data write burst will be accepted at the device input with the designated (\overline{BWx}) inputs.

DDRII devices internally store two words of the burst as a single, wide word and will retain their order in the burst. The x18 and x36 DDRII devices have the ability to address to the individual word level using the SA0 address, but the burst will continue in a linear sequence and wraps around without incrementing the SA bits. Similarly when reading x18 and x36 DDRII devices, the read burst will begin at the designated address, but if the burst is started at any other position than the first word of the burst, the burst will wrap back on itself and read the first locations before completing. The x18 and x36 DDR II devices can also use the byte write signals to prevent writing any individual bytes or word of the burst.

Output Enables

The DDRII SRAM automatically enables and disables the DQ[X:0] outputs. When a valid read is in progress, and data is present at the output, the output will be enabled. If no valid data is present at the output (read not active), the output will be disabled (high impedance). The echo clocks will remain valid at all times and cannot be disabled or turned off. During power-up the DQ outputs will come up in a high impedance state.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and Vss to allow the SRAM to adjust its output drive impedance. The value of RQ must be 5X the value of the intended drive impedance of the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of +/- 10% is between 175 ohms and 350 ohms, with $V_{\rm DDQ} = 1.5 \text{V}$. The output impedance is adjusted every 1024 clock cycles to correct for drifts in supply voltage and temperature. If the user wishes to drive the output impedance of the SRAM to it's lowest value, the ZQ pin may be tied to $V_{\rm DDQ}$.

Pin Definitions

Symbol	Pin Function	Description
DQ[X:0]	Input/Output Synchronous	Data I/O signals. Data inputs are sampled on the rising edge of K and \overline{K} during valid write operations. Data outputs are driven during a valid read operation. The outputs are aligned with the rising edge of both C and \overline{C} during normal operation. When operating in a single clock mode (C and \overline{C} tied high), the outputs are aligned with the rising edge of both K and \overline{K} . When a Read operation is not initiated or \overline{LD} is high (deselected) during the rising edge of K, DQ[X:O] are automatically driven to high impedance after any previous read operation in progress completes. 1M x 18 - DQ[17:0] 512K x 36 - DQ[35:0]
BW0, BW1, BW2, BW3	Input Synchronous	Byte Write Select 0, 1, 2, and 3 are active LOW. Sampled on the rising edge of the K and again on the rising edge of \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. All the byte writes are sampled on the same edge as the data. Deselecting a Byte Write Select will cause the corresponding byte of data to be ignored and not written in to the device. 1M x 18 - \overline{BWo} controls DQ[8:0] and $\overline{BW1}$ controls DQ[17:9], $\overline{BW2}$ controls DQ[26:18] and $\overline{BW3}$ controls DQ[35:27]
SA	Input Synchronous	Address Inputs. Addresses are sampled on the rising edge of K clock during active read or write operations.
SA0	Input Synchronous	Burst count address bit on x18 and x36 DDRII devices. This bit allows changing the burst order in read or write operations, or addressing to the individual word of a burst. See page 9 for all possible burst sequences.
ĪΒ	Input Synchronous	Load Control Logic: Sampled on the rising edge of K. If $\overline{\text{LD}}$ is low, a two word burst read or write operation will initiate as designated by the R/W input. If $\overline{\text{LD}}$ is high during the rising edge of K, operations in progress will complete, but new operations will not be initiated.
R√W	Input Synchronous	Read or Write Control Logic. If \overline{LD} is low during the rising edge of K, the $R\overline{W}$ indicates whether a new operation should be a read or write. If R/\overline{W} is high, a read operation will be initiated, if R/\overline{W} is low, a write operation will be initiated. If the \overline{LD} input is high during the rising edge of K, the R/\overline{W} input will be ignored.
С	Input Clock	Positive Output Clock Input. C is used in conjunction with \overline{C} to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
Ē	Input Clock	Negative Output Clock Input. \overline{C} is used in conjunction with C to clock out the Read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
К	Input Clock	Positive Input Clock. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through DQ[X:0] when in single clock mode. All accesses are initiated on the rising edge of K.
K	Input Clock	Negative Input Clock. \overline{K} is used to capture synchronous inputs being presented to the device and to drive out data through DQ[X:0] when in single clock mode.
CQ, \overline{CQ}	Output Clock	Synchronous Echo clock outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals are free running and do not stop when the output data is three stated.
ZQ	Input	Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. DQ[X:0] output impedance is set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to VDDQ, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.

6112 tbl 02a

Pin Definitions continued

Symbol	Pin Function	Description
Doff	Input	DLL Turn Off. When low this input will turn off the DLL inside the device. The AC timings with the DLL turned off will be different from those listed in this data sheet. There will be an increased propagation delay from the incidence of C and \overline{C} to DQ, or K and \overline{K} to DQ as configured. The propagation delay is not a tested parameter, but will be similar to the propagation delay of other SRAM devices in this speed grade.
TDO	Output	TDO pin for JTAG
TCK	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG. An internal resistor will pull TDI to VDD when the pin is unconnected.
TMS	Input	TMS pin for JTAG. An internal resistor will pull TMS to VDD when the pin is unconnected.
NC	No Connect	No connects inside the package. Can be tied to any voltage level.
VREF	Input Reference	Reference Voltage input. Static input used to set the reference level for HSTL inputs and outputs as well as AC measurement points.
VDD	Power Supply	Power supply inputs to the core of the device. Should be connected to a 1.8V power supply.
Vss	Ground	Ground for the device. Should be connected to ground of the system.
VDDQ	Power Supply	Power supply for the outputs of the device. Should be connected to a 1.5V power supply for HSTL or scaled to the desired output voltage.

6112 tbl 02b

Pin Configuration IDT71P71804 (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	Vss/ SA ⁽²⁾	SA	R/W	BW ₁	K	NC	ĹD	SA	Vss/ SA ⁽¹⁾	CQ
В	NC	DQ9	NC	SA	NC	K	BW₀	SA	NC	NC	DQ8
С	NC	NC	NC	Vss	SA	SA ₀	SA	Vss	NC	DQ7	NC
D	NC	NC	DQ10	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
E	NC	NC	DQ11	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ6
F	NC	DQ12	NC	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ5
G	NC	NC	DQ13	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	NC
Н	Doff	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	VDD	Vss	VDD	VDDQ	NC	DQ4	NC
Κ	NC	NC	DQ14	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ3
L	NC	DQ15	NC	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
М	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	DQ1	NC
N	NC	NC	DQ16	Vss	SA	SA	SA	Vss	NC	NC	NC
Р	NC	NC	DQ17	SA	SA	С	SA	SA	NC	NC	DQ0
R	TDO	TCK	SA	SA	SA	C	SA	SA	SA	TMS	TDI
											6112 tbl 12b

6112 tbl 12b

165-ball FBGA Pinout TOP VIEW

MOTES

- 1. A10 is reserved for the 36Mb expansion address. This must be tied or driven to Vss on the 1M x 18 DDRII Burst of 2 (71P71804) devices.
- 2. A2 is reserved for the 72Mb expansion address. This must be tied or driven to VSS on the 1M x 18 DDRII Burst of 2 (71P71804) devices.

Pin Configuration IDT71P71604 (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	Vss/ SA ⁽³⁾	NC/ SA (1)	R/W	BW2	K	BW ₁	ĪD	SA	Vss/ SA ⁽²⁾	CQ
В	NC	DQ27	DQ18	SA	B ₩3	K	BW₀	SA	NC	NC	DQ8
С	NC	NC	DQ28	Vss	SA	SA ₀	SA	Vss	NC	DQ17	DQ7
D	NC	DQ29	DQ19	Vss	Vss	Vss	Vss	Vss	NC	NC	DQ16
Е	NC	NC	DQ20	VDDQ	Vss	Vss	Vss	VDDQ	NC	DQ15	DQ6
F	NC	DQ30	DQ21	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ5
G	NC	DQ31	DQ22	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ14
Н	Doff	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	DQ32	VDDQ	VDD	Vss	VDD	VDDQ	NC	DQ13	DQ4
K	NC	NC	DQ23	VDDQ	VDD	Vss	VDD	VDDQ	NC	DQ12	DQ3
L	NC	DQ33	DQ24	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
М	NC	NC	DQ34	Vss	Vss	Vss	Vss	Vss	NC	DQ11	DQ1
N	NC	DQ35	DQ25	Vss	SA	SA	SA	Vss	NC	NC	DQ10
Р	NC	NC	DQ26	SA	SA	С	SA	SA	NC	DQ9	DQ0
R	TDO	TCK	SA	SA	SA	C	SA	SA	SA	TMS	TDI

6112 tbl 12c

165-ball FBGA Pinout TOP VIEW

NOTES:

- 1. A3 is reserved for the 36Mb expansion address.
- 2. A10 is reserved for the 72Mb expansion address.
- 3. A2 is reserved for the 144Mb expansion address

Write Descriptions(1,2,3)

Signal	\overline{BW}_0	BW ₁	BW ₂	BW ₃
Write Byte 0	L	Χ	Χ	Χ
Write Byte 1	Χ	L	Χ	Χ
Write Byte 2	Х	Χ	L	Χ
Write Byte 3	Х	Х	Х	L

6112 tbl 09

- NOTES:

 1) All byte write (\$\overline{BW}x\$) signals are sampled on the rising edge of K and again on \$\overline{K}\$. The data that is present on the data bus in the designated byte will be latched into the input if the corresponding \$\overline{BW}x\$ is held low. The rising edge of K will sample the first byte of the two word burst and the rising edge of \$\overline{K}\$ will sample the second byte of the two word burst.
- The availability of the BWx on designated devices is described in the pin description table.
- The DDRII Burst of two SRAM has data forwarding. A read request that is initiated on the cycle following a write request to the same address will produce the newly written data.

Linear Burst Sequence Table (1)


SA ₀	a	b
0	0	1
1	1	0

NOTE:

6112 tbl 22

1. SAo is the address presented giving the burst sequence a,b.

Application Example



8

Absolute Maximum Ratings(1)(2)

Symbol	Rating	Value	Unit
VTERM	Supply Voltage on VDD with Respect to GND	-0.5 to +2.9	٧
VTERM	Supply Voltage on VDDQ with Respect to GND	-0.5 to VDD+0.3	٧
VTERM	Voltage on Input terminals with respect to GND	-0.5 to V _{DD} +0.3	٧
VTERM	Voltage on Output and I/O terminals with respect to GND.	-0.5 to VDDQ +0.3	٧
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Іоит	Continuous Current into Outputs	<u>+</u> 20	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDDQ must not exceed VDD during normal operation.

Recommended DC Operating and Temperature Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Power Supply Voltage	1.7	1.8	1.9	V
VDDQ	I/O Supply Voltage	1.4	1.5	Vdd	V
Vss	Ground	0	0	0	V
VREF	Input Reference Voltage	0.68	VDDQ/2	0.95	V
Ta	Ambient Temperature (1)	0	25	70	°C

NOTE:

6112 tbl 04

Capacitance $(TA = +25^{\circ}C, f = 1.0MHz)^{(1)}$

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance		5	pF
Ссік	Clock Input Capacitance	VDD = 1.8V	6	pF
Co	Output Capacitance	VDDQ = 1.5V	7	pF
CDQ	DQ I/O Capacitance		7	pF

NOTE:

6112 tbl 05

6112 tbl 06

During production testing, the case temperature equals the ambient temperature

Tested at characterization and retested after any design or process change that may affect these parameters.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 1.8 ± 100mV, VDDQ = 1.4V to 1.9V)

Parameter	Symbol	Test Conditions		Min	Max	Unit	Note
Input Leakage Current	lıL	VDD = Max VIN = VSS to VDDQ		-2	+2	μА	
Output Leakage Current	lol	Output Disabled		-2	+2	μА	
		VDD = Max.	250MHz	-	900		
Operating Current (x36): DDR	lod	IOUT = 0mA (outputs open),	200MHz	-	800	mA	1
(,		Cycle Time <u>></u> tкнкн Min	167MHz	-	700		
	lod	VDD = Max.	250MHz	-	850	mA	1
Operating Current (x18): DDR		IOUT = 0mA (outputs open),	200MHz	-	750		
()		Cycle Time <u>></u> tкнкн Min	167MHz	-	650		
	lsb1	Device Deselected (in NOP state),	250MHz	-	325	mA	2
Standby Current: NOP		IOUT = 0mA (outputs open), f=Max.	200MHz	-	300		
		All Inputs $\leq 0.2V$ or $\geq VDD - 0.2V$	167MHz	-	275		
Output High Voltage	VoH1	$RQ = 250\Omega$, $IOH = -15mA$		VDDQ/2-0.12	VDDQ/2+0.12	V	3,7
Output Low Voltage	Vol1	$RQ = 250\Omega$, IOH = 15mA	$RQ = 250\Omega$, IOH = 15mA		VDDQ/2+0.12	V	4,7
Output High Voltage	VOH2	IOH = -0.1mA		VDDQ-0.2	VDDQ	V	5
Output Low Voltage	VOL2	IOL = 0.1mA		Vss	0.2	V	6

6112 tbl 10c

NOTES:

- 1. Operating Current is measured at 100% bus utilization.
- 2. Standby Current is only after all pending read and write burst operations are completed.
- 3. Outputs are impedance-controlled. IoH = -(VDDO/2)/(RQ/5) and is guaranteed by device characterization for $175\Omega \le RQ < 350\Omega$. This parameter is tested at RQ = 250Ω , which gives a nominal 50Ω output impedance.
- 4. Outputs are impedance-controlled. IoL = (VDDO/2)/(RQ/5) and is guaranteed by device characterization for $175\Omega \le RQ < 350\Omega$. This parameter is tested at $RQ = 250\Omega$, which gives a nominal 50Ω output impedance.
- 5. This measurement is taken to ensure that the output has the capability of pulling to the VDDQ rail, and is not intended to be used as an impedance measurement point.
- 6. This measurement is taken to ensure that the output has the capability of pulling to Vss, and is not intended to be used as an impedance measurement point.
- 7. Programmable Impedance Mode.

Input Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 1.8 ± 100mV, VDDQ = 1.4V to 1.9V)

PARAMETER	SYMBOL	MIN	MAX	UNIT	NOTES
Input High Voltage, DC	VIH (DC)	VREF +0.1	VDDQ +0.3	V	1,2
Input Low Voltage, DC	VIL (DC)	-0.3	VREF -0.1	V	1,3
Input High Voltage, AC	VIH (AC)	VREF +0.2	-	V	4,5
Input Low Voltage, AC	VIL (AC)	-	VREF -0.2	V	4,5


NOTES: 6112 tbl 10d

- 1. These are DC test criteria. DC design criteria is VREF ± 50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.
- 2. V_IL (Min) DC = -0.3V, V_IL (Min) AC = -0.5V (pulse width \leq 20% tKHKH (min))
- 3. VIH (Max) DC = VDDQ+0.3, VIH (Max) AC = VDD + 0.5V (pulse width $\leq 20\%$ tKHKH (min))
- 4. This conditon is for AC function test only, not for AC parameter test.
- 5. To maintain a valid level, the transitioning edge of the input must:
- a) Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC)
- b) Reach at leaset the target AC level.
- c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC)

Overshoot Timing

6112 drw 21

Undershoot Timing



AC Test Conditions(1)


Parameter	Symbol	Value	Unit	Note
Core Power Supply Voltage	Vdd	1.7 to 1.9	٧	2
I/O Power Supply Voltage	VDDQ	1.4 to VDD	٧	2
Input High Level	VIH	(VDDQ/2)+ 0.5	V	
Input Low Level	VIL	(VDDQ/2)- 0.5	V	
Input Reference Level	VREF	VDDQ/2	V	
Input Rise/Fall Time	TR/TF	0.3/0.3	nc	
DQ Rise/Fall Time	IK/IF	0.5/0.5	ns	
Output Timing Reference Level		VDDQ/2	V	

NOTE:


6112 tbl 11a

- 1. Parameters are tested with RQ=250 Ω
- VDDQ does not exceed VDD. During AC testing VDDQ is within 300mV of VDD.


Input Waveform



Output Waveform



AC Test Load



AC Electrical Characteristics (VDD = 1.8 \pm 100mV, VDDQ = 1.4V to 1.9V, TA = 0 to 70°C) $^{(3,7)}$


Completed	Parameter	250	MHz	200	MHz	167MHz			
Symbol		Min.	Max	Min.	Max	Min.	Max	Unit	Notes
Clock Paramet	ders	•	•		•	•	•		
tkhkh	Clock Cycle Time $(K,\overline{K},C,\overline{C})$	4.00	6.30	5.00	7.88	6.00	8.40	ns	
tKC var	Clock Phase Jitter (K, \overline{K} , C, \overline{C})	-	0.20	-	0.20	-	0.20	ns	1,5
tkhkl	Clock High Time $(K,\overline{K},C,\overline{C})$	1.60	-	2.00	-	2.40	-	ns	8
tklkh	Clock LOW Time $(K,\overline{K},C,\overline{C})$	1.60	-	2.00	-	2.40	-	ns	8
tkhkh	Clock to $\overline{\text{clock}}$ $(K \rightarrow \overline{K}, C \rightarrow \overline{C})$	1.80	-	2.20	-	2.70	-	ns	9
t⊼нкн	$\overline{\text{Clock}}$ to clock $(\overline{K} \rightarrow K, \overline{C} \rightarrow C)$	1.80	-	2.20	-	2.70	-	ns	9
tkhch	Clock to data clock $(K \rightarrow C, \overline{K} \rightarrow \overline{C})$	0.00	1.80	0.00	2.30	0.00	2.80	ns	
tKC lock	DLL lock time (K, C)	1024	-	1024	-	1024	-	cycles	2
tKC reset	K static to DLL reset	30	-	30	-	30	-	ns	
Output Parame	eters								
tCHQV	C, C HIGH to output valid	-	0.50	-	0.50	-	0.50	ns	3
tCHQX	C, C HIGH to output hold	-0.45	-	-0.45	-	-0.50	-	ns	3
tchcqv	C, C HIGH to echo clock valid	-	0.50	-	0.50	-	0.50	ns	3
tCHCQX	C, C HIGH to echo clock hold	-0.45	-	-0.45	-	-0.50	-	ns	3
tcqhqv	CQ, CQ HIGH to output valid	-	0.30	-	0.35	-	0.40	ns	
tCQHQX	CQ, CQ HIGH to output hold	-0.30	-	-0.35	-	-0.40	-	ns	
tCHQZ	C HIGH to output High-Z	-	0.45	-	0.45	-	0.50	ns	3,4,5
tCHQX1	C HIGH to output Low-Z	-0.45	-	-0.45	-	-0.50	-	ns	3,4,5
Set-Up Times	•								
tavkh	Address valid to K,K rising edge	0.50	-	0.60	-	0.70	-	ns	6
tıvkh	\overline{R} , \overline{W} inputs valid to K, \overline{K} rising edge	0.50	-	0.60	-	0.70	-	ns	
tDVKH	Data-in and $\overline{BW}x$ valid to K, \overline{K} rising edge	0.40	-	0.40	-	0.50	-	ns	
Hold Times	Hold Times						-		
tkhax	K,\overline{K} rising edge to address hold	0.50	-	0.60	-	0.70	-	ns	6
tkhix	K,\overline{K} rising edge to $\overline{R},\overline{W}$ inputs hold	0.50	-	0.60	-	0.70	-	ns	
tkhdx	K, \overline{K} rising edge to data-in and $\overline{BW}x$ hold	0.35	-	0.40	-	0.50	-	ns	

NOTE: 6112 tbl 11

- 1. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 2. Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable.
- 3. If C,\overline{C} are tied High, K,\overline{K} become the references for C,\overline{C} timing parameters.
- 4. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ.

 The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worse case at totally different test conditions (0°C, 1.9V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7V)
 - It is not possible for two SRAMs on the same board to be at such different voltage and temperature.
- 5. This parameter is guaranteed by device characterization, but not production tested.
- 6. All address inputs must meet the specified setup and hold times for all latching clock edges.
- 7. During production testing, the case temperature equals Ta.
- 8. Clock High Time (tKHKL) and Clock Low Time (tKLKH) should be within 40% to 60% of the cycle time (tKHKH).
- 9. Clock to clock time (tKHKH) and Clock to clock time (tKHKH) should be within 45% to 55% of the cycle time (tKHKH).

Timing Waveform of Combined Read and Write Cycles



NOTE:


- 1. If a R/\overline{W} is low on the next rising edge of K after a read request, the device automatically performs a NOP (No Operation.)
- 2. The second NOP cycle is not necessary for correct device operation; however, at high clock frequencies, it may be required to prevent the bus contention.

IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG


This part contains an IEEE standard 1149.1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up; therefore, the TRST signal is not

required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to VSS to preclude a mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected, but they may also be tied to VDD through a resistor. TDO should be left unconnected.

JTAG Block Diagram



TAP Controller State Diagram



JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	
0	0	1	IDCODE	Identification register	2
0	1	0	SAMPLE-Z	Boundary Scan Register	1
0	1	1	RESERVED	Do Not Use	5
1	0	0	SAMPLE/PRELOAD	Boundary Scan register	4
1	0	1	RESERVED	Do Not Use	5
1	1	0	RESERVED	Do Not Use	5
1	1	1	BYPASS	Bypass Register	3

NOTE:

6112 tbl 13

- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initialized to Vss when BYPASS instruction is invoked.
 The Bypass Register also holds serially loaded TDI when exiting the Shift DR states
- 4. SAMPLE instruction does not place output pins in Hi-Z.
- 5. This instruction is reserved for future use.

Scan Register Definition

Part	Instrustion Register	Bypass Register	ID Register	Boundary Scan	
512K x36	3 bits	1 bit	32 bits	107 bits	
1Mx18	3 bits	1 bit	32 bits	107 bits	

6112 tbl 14

Identification Register Definitions

INSTRUCTION FIELD	ALL DEVICES	DESCRIPTION	PART NUMBER
Revision Number (31:29)	0x0	Revision Number	
Device ID (28:12)	0x0294 0x0295	512Kx36 DDRII BURST OF 2 1Mx18	71P71604S 71P71804S
IDT JEDEC ID CODE (11:1)	0x033	Allows unique identification of SRAM vendor.	
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.	

6112 tbl 15

Boundary Scan Exit Order (1M x 18-Bit)

ORDER	PIN ID
1	6R
2	6P
3	6N
4	7P
5	7N
6	7R
7	8R
8	8P
9	9R
10	11P
11	10P
12	10N
13	9P
14	10M
15	11N
16	9M
17	9N
18	11L
19	11M
20	9L
21	10L
22	11K
23	10K
24	9J
25	9K
26	10J
27	11J
28	11H
29	10G
30	9G
31	11F
32	11G
33	9F
34	10F
35	11E
36	10E

PIN ID
10D
9E
10C
11D
9C
9D
11B
11C
9B
10B
11A
Internal
9A
8B
7C
6C
8A
7A
7B
6B
6A
5B
5A
4A
5C
4B
3A
1H
1A
2B
3B
1C
1B
3D
3C
1D

ORDER	PIN ID
73	2C
74	3E
75	2D
76	2E
77	1E
78	2F
79	3F
80	1G
81	1F
82	3G
83	2G
84	1J
85	2J
86	3K
87	3J
88	2K
89	1K
90	2L
91	3L
92	1M
93	1L
94	3N
95	3M
96	1N
97	2M
98	3P
99	2N
100	2P
101	1P
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R

6112 tbl 16 6112 tbl 17 6112 tbl 17

Boundary Scan Exit Order (512K x 36-Bit)

ORDER	PIN ID
1	6R
2	6P
3	6N
4	7P
5	7N
6	7R
7	8R
8	8P
9	9R
10	11P
11	9P
12	10N
13	10P
14	11M
15	9N
16	9M
17	11N
18	11L
19	10L
20	9L
21	10M
22	11K
23	9K
24	9J
25	10K
26	11J
27	9G
28	11H
29	10G
30	10J
31	11F
32	10F
33	9F
34	11G
35	11E
36	9E

PIN ID
10D
10E
11C
9D
9C
11D
11B
10B
9B
10C
11A
Internal
9A
8B
7C
6C
8A
7A
7B
6B
6A
5B
5A
4A
5C
4B
3A
1H
1A
3B
1B
1C
2B
3D
2C
1D

ORDER	PIN ID
73	3C
74	3E
75	1E
76	2E
77	2D
78	3F
79	1F
80	1G
81	2F
82	3G
83	2J
84	1J
85	2G
86	3K
87	1K
88	2K
89	3J
90	3L
91	1L
92	1M
93	2L
94	3N
95	2M
96	1N
97	3M
98	3P
99	1P
100	2P
101	2N
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R

6112 tbl 16b 6112 tbl 17b

6112 tbl 18b

JTAG DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
I/O Power Supply	VDDQ	1.4	-	VDD	V	
Power Supply Voltage	VDD	1.7	1.8	1.9	V	
Input High Level	VIH	1.3	1	VDD+0.3	V	
Input Low Level	VIL	-0.3	1	0.5	V	
TCK Input Leakage Current	lıL	-5	1	+5	μΑ	
TMS, TDI Input Leakage Current	lıL	-15	1	+15	μΑ	
TDO Output Leakage Current	lol	-5	-	+5	μΑ	
Output High Voltage (IOH = -1mA)	Voh	VDDQ - 0.2	-	VDDQ	V	1
Output Low Voltage (IOL = 1mA)	Vol	Vss	-	0.2	V	1

NOTE

6112 tbl 19


JTAG AC Test Conditions

Parameter	Symbol	Min	Unit	Note
Input High Level	VIH	1.8	٧	
Input Low Level	VIL	0	٧	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		0.9	V	1


NOTE:

6112 tbl 20


JTAG Input Test Waveform



JTAG Output Test Waveform



JTAG AC Test Load



^{1.} The output impedance of TDO is set to 50 ohms (nominal process) and does not vary with the external resistor connected to ZQ.

^{1.} For SRAM outputs see AC test load on page 12.


JTAG AC Characteristics

Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	tchch	50	-	ns	
TCK High Pulse Width	tCHCL	20	-	ns	
TCK Low Pulse Width	tclch	20	-	ns	
TMS Input Setup Time	tMVCH	5	-	ns	
TMS Input Hold Time	tchmx	5	-	ns	
TDI Input Setup Time	tDVCH	5	-	ns	
TDI Input Hold Time	tCHDX	5	-	ns	
SRAM Input Setup Time	tsvch	5	-	ns	
SRAM Input Hold Time	tchsx	5	-	ns	
Clock Low to Output Valid	tclav	0	10	ns	


6112 tbl.21

6112drw 19






Package Diagram Outline for 165-Ball Fine Pitch Grid Array



Ordering Information



6112 drw 15



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200

fax: 408-284-2775 www.idt.com for Tech Support: sramhelp@idt.com 408-284-4532

"QDR SRAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, and Micron Technology, Inc. "

Revision History

REVISION	DATE	<u>PAGES</u>	<u>DESCRIPTION</u>
0	07/29/05	1-24	Released Final datasheet
Α	04/21/06	1-3,7,8,10,13,	Removed 2Mx8 (71P71204) and 2Mx9 (71P71104) device options.
		16,17,22	
		9,12,19	Clarified VDDQ maximum value equals VDD.
		10	Updated IDD operating current for x36 and x18 options.
		12	Added clarification for VDDQ and VDD values for AC test condition.
В	10/13/08	22	Removed "IDT" from orderable part number
С	04/01/09	13	Revised tchov, tchcov, and tdvkh speeds