


# 256 Kbit (32K x 8) AutoStore+ nvSRAM

### **Features**

- Fast 35 ns Read Access and R/W Cycle Time
- Directly replaces Battery-backed SRAM Modules such as Dallas/Maxim DS1230W
- Automatic Nonvolatile STORE on Power Loss
- Nonvolatile STORE under Software Control
- Automatic RECALL to SRAM on power up
- Unlimited Read/Write Endurance
- 1,000,000 STORE Cycles
- 100 year Data Retention
- Single 3.3V±0.3V Power Supply
- Commercial and Industrial Temperatures
- 28-pin (600 mil) PDIP package
- RoHS Compliance

# **Functional Description**

The Cypress STK16C88-3 is a 256Kb fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.





### **Contents**

Maximum Ratings
DC Electrical Character
Data Retention and End
Capacitance
Thermal Resistance
AC Test Conditions
AC Switching Character SRAM Read Cycle
Switching Waveforms .
AutoStorePlus or Powe
Software Controlled ST
Part Numbering Nomen
Ordering Information
Package Diagrams
Sales, Solutions and Le
Worldwide Sales and
Software Controlled ST Part Numbering Nomen Ordering Information Package Diagrams Sales, Solutions and Le Worldwide Sales and Products

Maximum Ratings	7
DC Electrical Characteristics	7
Data Retention and Endurance	7
Capacitance	8
Thermal Resistance	8
AC Test Conditions	8
AC Switching Characteristics	9
SRAM Read Cycle	9
Switching Waveforms	9
AutoStorePlus or Power Up RECALL	. 11
Software Controlled STORE/RECALL Cycle	. 12
Part Numbering Nomenclature	. 13
Ordering Information	. 13
Package Diagrams	
Sales, Solutions and Legal Information	. 15
Worldwide Sales and Design Support	
Products	15



# **Pin Configurations**

Figure 1. Pin Diagram - 28-Pin PDIP




Table 1. Pin Definitions - 28-Pin PDIP

Pin Name	Alt	I/O Type	Description
A <sub>0</sub> -A <sub>14</sub>		Input	Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>		Input or Output	Bidirectional Data I/O lines. Used as input or output lines depending on operation.
WE	W	Input	Write Enable Input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the J/O pins is written to the specific address location.
CE	Ē	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	G	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
$V_{SS}$	).	Ground	Ground for the Device. The device is connected to ground of the system.
V <sub>CC</sub>	200	Power Supply	Power Supply Inputs to the Device.
40	in pic		

Document Number: 001-50594 Rev. \*A Page 3 of 15



# **Device Operation**

The AutoStore+ STK16C88-3 is a fast 32K x 8 SRAM that does not lose its data on power down. The data is preserved in integral QuantumTrap non-volatile storage elements when power is lost. Automatic STORE on power down and automatic RECALL on power up guarantee data integrity without the use of batteries.

### **SRAM Read**

The STK16C88-3 performs a READ cycle whenever  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW while  $\overline{\text{WE}}$  is HIGH. The address specified on pins  $A_{0-14}$  determines the 32,768 data bytes accessed. When the READ is initiated by an address transition, the outputs are valid after  $\underline{\text{a}}$  delay of  $t_{AA}$  (READ cycle 1). If the READ is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins, and remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH.

### **SRAM Write**

A WRITE cycle is performed whenever  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> are written into the memory if it has valid t<sub>SD</sub>, before the end of a  $\overline{\text{WE}}$  controlled WRITE or before the end of an  $\overline{\text{CE}}$  controlled WRITE. Keep  $\overline{\text{OE}}$  HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes LOW.

### **AutoStore+ Operation**

The STK16C88-3's automatic STORE on power down is completely transparent to the system. The STORE initiation takes less than 500 ns when power is lost ( $V_{\rm CC} < V_{\rm SWITCH}$ ) at which point the part depends only on its internal capacitor for STORE completion.

If the power supply drops faster than 20 µs/volt before Vcc reaches Vswitch, then a 2.2 ohm resistor should be inserted between Vcc and the system supply to avoid a momentary excess of current between Vcc and internal capacitor.

In order to prevent unneeded STORE operations, automatic STOREs are ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether or not a WRITE operation has taken place.

# **Hardware RECALL (Power Up)**

During power up or after any low power condition ( $V_{CC}$ < $V_{RESET}$ ), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete.

If the STK16C88-3 is in a WRITE state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system  $V_{CC}$  or between  $\overline{CE}$  and system  $V_{CC}$ .

### Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK16C88-3 software STORE cycle is initiated by executing sequential CE controlled READ cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence is performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- 6. Read address 0x0FC0, Initiate STORE cycle

The software sequence is clocked with  $\overline{\text{CE}}$  controlled READs. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that READ cycles and not WRITE cycles are used in the sequence. It is not necessary that  $\overline{\text{OE}}$  is LOW for a valid sequence. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is again activated for READ and WRITE operation.

# **Software RECALL**

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  controlled READ operations is performed:

- 1. Read address 0x0E38, Valid READ
- 2. Read address 0x31C7, Valid READ
- 3. Read address 0x03E0, Valid READ
- Read address 0x3C1F, Valid READ
- 5. Read address 0x303F, Valid READ
- 6. Read address 0x0C63, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared, and then the nonvolatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time, the SRAM is once again ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.



### **Hardware Protect**

The STK16C88-3 offers hardware protection against inadvertent STORE operation and SRAM WRITEs during low voltage conditions. When  $V_{CAP} < V_{SWITCH}$ , all externally initiated STORE operations and SRAM WRITEs are inhibited.

### Noise Considerations

The STK16C88-3 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1 µF connected between V<sub>CC</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals helps prevent noise problems.

# Low Average Active Power

CMOS technology provides the STK16C88-3 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 2 and Figure 3 shows the relationship between I<sub>CC</sub> and READ or WRITE cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, VCC = 5.5V, 100% duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK16C88-3 depends on the following items:

- 1. The duty cycle of chip enable





Figure 3. Current Versus Cycle Time (WRITE)



# **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites will sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume a NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration and cold or warm boot status, should always program a unique NV pattern (for example, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs or incoming inspection routines).

Document Number: 001-50594 Rev. \*A Page 5 of 15



Table 2. Software STORE/RECALL Mode Selection

CE L	WE	A <sub>13</sub> – A <sub>0</sub>	Mode	1/0	Notes
	Н	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM	Output Data Output Data Output Data Output Data Output Data Output Data	[1, 2]
L	Н	0x0FC0 0x0E38 0x31C7	Nonvolatile STORE Read SRAM Read SRAM	Output Data Output Data Output Data	[1, 2]
		0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data	ONIS
		or new des	Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	N blookally	

Notes

The six consecutive addresses must be in the order listed. WE must be high during all six consecutive CE controlled cycles to enable a nonvolatile cycle.
 While there are 15 addresses on the STK16C88-3, only the lower 14 are used to control software modes.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature	65°C to +150°C
Temperature under bias	55°C to +125°C
Supply Voltage on V <sub>CC</sub> Relative to GND	0.5V to 4.5V
Voltage on Input Relative to Vss0.6	$V$ to $V_{CC}$ + 0.5 $V$

Voltage on DQ <sub>0-7</sub> 0.5V to Vcc + 0.5	5V
Power Dissipation	W
DC output Current (1 output at a time, 1s duration) 15 m	ıΑ
Operating Range	

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.0V to 3.6V
Industrial	-40°C to +85°C	3.0V to 3.6V

# **DC Electrical Characteristics**

Over the operating range ( $V_{CC} = 3.0V$  to 3.6V)

Parameter	Description	Test Conditions		Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	$t_{RC}$ = 35 ns Dependent on output loading and cycle rate. Values obtained without output loads. $l_{OUT}$ = 0 mA.	Commercial Industrial	5	50 52	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>			3	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>RC</sub> = 200 ns, 5V, 25°C Typical	$\overline{\text{WE}} \ge (\text{V}_{\text{CC}} - 0.2\text{V})$ . All other inputs cycling. Dependent on output loading and cycle rate. Val without output loads.	ues obtained		8	mA
I <sub>SB1</sub> [3]	Average V <sub>CC</sub> Current	$t_{RC}$ =35ns, $\overline{CE} \ge V_{IH}$	Commercial		18	mΑ
	(Standby, Cycling TTL Input Levels)	962.40 t	Industrial		19	mA
I <sub>SB2</sub> <sup>[3]</sup>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)	$\overline{CE} \ge (V_{CC} - 0.2V)$ . All others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$ .	$\overline{CE} \ge (V_{CC} - 0.2V)$ . All others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$ .			mA
I <sub>IX</sub>	Input Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		-1	+1	μА
I <sub>OZ</sub>	Off State Output Leakage Current	$V_{CC} = Max$ , $V_{SS} \le V_{IN} \le V_{CC}$ , $\overline{CE}$ or $\overline{OE} \ge V_{IH}$ or	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{WE} \le V_{IL}$		+1	μА
V <sub>IH</sub>	Input HIGH Voltage	SUP		2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage	)		V <sub>SS</sub> – 0.5	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = -4 mA		2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 8 mA			0.4	V

# Data Retention and Endurance

Parameter	Description	Min	Unit
DATAR	Data Retention	100	Years
NV <sub>C</sub>	Nonvolatile STORE Operations	1,000	K

Document Number: 001-50594 Rev. \*A Page 7 of 15

Note \_ 3.  $\overline{CE} \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

17.



# Capacitance


In the following table, the capacitance parameters are listed.<sup>[4]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 0 \text{ to } 3.0 \text{ V}$	7	pF

### **Thermal Resistance**

In the following table, the thermal resistance parameters are listed. [4]

Parameter	Description	Test Conditions	28-PDIP	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA /	TBD	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	JESD51.	TBD	°C/W



### Note

<sup>4.</sup> These parameters are guaranteed by design and are not tested.



# **AC Switching Characteristics**

### **SRAM Read Cycle**

Parameter					35 ns	
Cypress Parameter	Alt	Description	Description		Max	Unit
t <sub>ACE</sub>	t <sub>ELQV</sub>	Chip Enable Access Time			35	ns
t <sub>RC</sub> <sup>[5]</sup>	t <sub>AVAV</sub> , t <sub>ELEH</sub>	Read Cycle Time		35		∙ns
t <sub>AA</sub> <sup>[6]</sup>	t <sub>AVQV</sub>	Address Access Time			35	ns
t <sub>DOE</sub>	t <sub>GLQV</sub>	Output Enable to Data Valid			15	ns
t <sub>OHA</sub> <sup>[6]</sup>	t <sub>AXQX</sub>	Output Hold After Address Change		5	5	ns
t <sub>LZCE</sub> [7]	t <sub>ELQX</sub>	Chip Enable to Output Active		5		ns
t <sub>HZCE</sub> [7]	t <sub>EHQZ</sub>	Chip Disable to Output Inactive		105	13	ns
t <sub>LZOE</sub> [7]	$t_{GLQX}$	Output Enable to Output Active		0		ns
t <sub>HZOE</sub> [7]	t <sub>GHQZ</sub>	Output Disable to Output Inactive		400	13	ns
t <sub>PU</sub> <sup>[4]</sup>	t <sub>ELICCH</sub>	Chip Enable to Power Active	(	0		ns
t <sub>PD</sub> [3, 4]	t <sub>EHICCL</sub>	Chip Disable to Power Standby	-0		35	ns

# **Switching Waveforms**

Figure 5. SRAM Read Cycle 1: Address Controlled  $^{[5,\,6]}$ 





Figure 6. SRAM Read Cycle 2: CE and OE Controlled [5]



- Notes
  5. WE must be HIGH <u>during SRAM</u> Read Cycles.
  6. I/O state assumes CE and OE ≤ V<sub>IL</sub> and WE ≥ V<sub>IH</sub>; device is continuously selected.
  7. Measured ±200 mV from steady state output voltage.



Table 3. SRAM Write Cycle

Parameter		35 n		_	
Cypress Parameter	Alt	Description	Min	Max	Unit
t <sub>WC</sub>	t <sub>AVAV</sub>	Write Cycle Time	35		ns
t <sub>PWE</sub>	t <sub>WLWH</sub> , t <sub>WLEH</sub>	Write Pulse Width	25		ns
t <sub>SCE</sub>	t <sub>ELWH</sub> , t <sub>ELEH</sub>	Chip Enable To End of Write	25		ns
t <sub>SD</sub>	t <sub>DVWH</sub> , t <sub>DVEH</sub>	Data Setup to End of Write	12	11	ns
t <sub>HD</sub>	t <sub>WHDX</sub> , t <sub>EHDX</sub>	Data Hold After End of Write	0	-0	ns
t <sub>AW</sub>	t <sub>AVWH</sub> , t <sub>AVEH</sub>	Address Setup to End of Write	25	Ο,	ns
t <sub>SA</sub>	t <sub>AVWL</sub> , t <sub>AVEL</sub>	Address Setup to Start of Write	0	S	ns
t <sub>HA</sub>	t <sub>WHAX</sub> , t <sub>EHAX</sub>	Address Hold After End of Write	0		ns
t <sub>HZWE</sub> [7,8]	$t_{WLQZ}$	Write Enable to Output Disable	40	13	ns
t <sub>LZWE</sub> [7]	t <sub>WHQX</sub>	Output Active After End of Write	(5)		ns

**Switching Waveforms** 

Figure 7. SRAM Write Cycle 1: WE Controlled [9]





Figure 8. SRAM Write Cycle 2: CE Controlled [9]



- Notes
  8. If WE is Low when CE goes Low, the outputs remain in the high impedance state.
- 9.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be greater than  $V_{\text{IH}}$  during address transitions.




AutoStorePlus or Power Up RECALL

Parameter	Alt	Description	STK16C88-3		Unit	
	Ait	Description	Min	Max	Oilit	
t <sub>HRECALL</sub> [10]	t <sub>RESTORE</sub>	Power up RECALL Duration		550	μS	
t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		10	ms	
t <sub>stg</sub> <sup>[4, 6]</sup>		Power-down AutoStore Slew Time to Ground	500		ns	
V <sub>RESET</sub>		Low Voltage Reset Level		2.4	V	
V <sub>SWITCH</sub>		Low Voltage Trigger Level	2.7	2.95	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

# **Switching Waveforms**

Figure 9. AutoStorePlus/Power Up RECALL



### Note

<sup>10.</sup>  $t_{\text{HRECALL}}$  starts from the time  $V_{\text{CC}}$  rises above  $V_{\text{SWITCH}}$ .




# **Software Controlled STORE/RECALL Cycle**

The software controlled STORE/RECALL cycle follows. [11, 12]

Parameter	Alt	Description	35	ns	Unit
Parameter	Ait	Description	Min	Max	Oilit
t <sub>RC</sub>	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	35		ns
t <sub>SA</sub> <sup>[11]</sup>	t <sub>AVEL</sub>	Address Setup Time	0	\	, ns
t <sub>CW</sub> <sup>[11]</sup>	t <sub>ELEH</sub>	Clock Pulse Width	25		ns
t <sub>HACE</sub> <sup>[7, 11]</sup>	t <sub>ELAX</sub>	Address Hold Time	20	0,	ns
t <sub>RECALL</sub>		RECALL Duration		<b>9</b> 20	μS

# **Switching Waveforms**

Figure 10.  $\overline{\text{CE}}$  Controlled Software STORE/RECALL Cycle  $^{[12]}$ 




### Notes

<sup>11.</sup> The software sequence is clocked on the falling edge of  $\overline{\text{CE}}$  without involving  $\overline{\text{OE}}$  (double clocking will abort the sequence).

<sup>12.</sup> The six consecutive addresses must be read in the order listed in the Mode Selection table. WE must be HIGH during all six consecutive cycles.



# **Part Numbering Nomenclature**



# **Ordering Information**


These parts are not recommended for new designs. They are in production to support ongoing production programs only.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
35	STK16C88-3WF35	51-85017	28-pin PDIP	Commercial
	STK16C88-3WF35I	M 40,		Industrial
40	recommended,	SUPPORTO		



# **Package Diagram**

Figure 11. 28-Pin (600 Mil) PDIP (51-85017)





# **Document History Page**

Document Title: STK16C88-3 256 Kbit (32K x 8) AutoStore+ nvSRAM Document Number: 001-50594				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	2625096	GVCH/PYRS	12/19/08	New data sheet
*A	2826441	GVCH	12/11/2009	Added following text in the Ordering Information section: "These parts are not recommended for new designs. In production to support on going production programs only."  Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only."  Added Contents on page 2.
Sales, So	olutions a	nd Legal Info	rmation	
Worldwide	Sales and I	Design Support	:	
Cypress mai closest to yo	ntains a world u, visit us at c	wide network of off ypress.com/sales.	fices, solution cer	nters, manufacturer's representatives, and distributors. To find the offic
Products				:01
PSoC		psoc.cypress.com		
Clocks & Buffers clocks.cypress.com			G: 400	
Wireless	ireless wireless.cypress.com			162 O
Memories memory.cypress.com			(0)	
Image Senso	ors	ima	ge.cypress.com	65, 4
USB	OF	psoc.o	eypress.com/usb	signs. In production to support ongoing production programs only."  Added Contents on page 2.  Inters, manufacturer's representatives, and distributors. To find the office of the content
critical components application implies	s in life-support system that the manufacture	ms where a malfunction or f er assumes all risk of such t	ailure may reasonably be use and in doing so inden	ject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the us y any license under patent or other rights. Cypress products are not warranted nor intended to be used express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use expected to result in significant injury to the user. The inclusion of Cypress products in life-support systemifies Cypress against all charges. tition (Cypress) and is protected by and subject to worldwide patent protection (United States and forei

# Sales, Solutions and Legal Information

### Worldwide Sales and Design Support

### **Products**

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-50594 Rev. \*A Revised December 11, 2009 Page 15 of 15

All products and company names mentioned in this document may be the trademarks of their respective holders