


Features

- 25 ns, 35 ns, and 45 ns access times
- Hands off automatic STORE on power down with external 68 μ F capacitor
- STORE to QuantumTrap nonvolatile elements is initiated by software, hardware, or AutoStore on power down
- RECALL to SRAM initiated by software or power up
- Unlimited Read, Write, and Recall cycles
- 1,000,000 STORE cycles to QuantumTrap
- 100 year data retention to QuantumTrap
- Single 5V \pm 10% operation
- Commercial and industrial temperatures
- 228-pin (330mil) SOIC, 28-pin (300mil) PDIP, 28-pin (600mil) PDIP packages
- 28-pin (300 mil) CDIP and 28-pad (350 mil) LCC packages
- RoHS compliance

Functional Description


The Cypress STK12C68 is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control. A hardware STORE is initiated with the HSB pin.



Contents

| | | | |
|-------------------------------------|---|---|----|
| Pin Configurations | 3 | DC Electrical Characteristics | 8 |
| Pin Definitions | 3 | Data Retention and Endurance | 9 |
| Device Operation | 4 | Capacitance | 9 |
| SRAM Read | 4 | Thermal Resistance..... | 9 |
| SRAM Write | 4 | AC Test Conditions | 9 |
| AutoStore Operation | 4 | AC Switching Characteristics | 10 |
| AutoStore Inhibit Mode..... | 5 | SRAM Read Cycle | 10 |
| Hardware STORE (HSB) Operation..... | 5 | SRAM Write Cycle | 12 |
| Hardware RECALL (Power Up) | 5 | AutoStore or Power Up RECALL | 14 |
| Software STORE | 5 | Software Controlled STORE/RECALL Cycle..... | 15 |
| Software RECALL..... | 6 | Hardware STORE Cycle | 16 |
| Data Protection | 6 | Switching Waveform | 16 |
| Noise Considerations..... | 6 | Part Numbering Nomenclature | 17 |
| Hardware Protect..... | 6 | Ordering Information | 17 |
| Low Average Active Power | 6 | Package Diagrams | 18 |
| Preventing Store..... | 6 | Document History Page..... | 23 |
| Best Practices..... | 7 | Sales, Solutions, and Legal Information | 24 |
| Maximum Ratings | 8 | Worldwide Sales and Design Support | 24 |
| Operating Range | 8 | Products | 24 |

Pin Configurations

Figure 1. 28-Pin SOIC/DIP and LLC


Pin Definitions

| Pin Name | Alt | I/O Type | Description |
|----------------------------------|----------------|-----------------|---|
| A ₀ -A ₁₂ | | Input | Address Inputs. Used to select one of the 8,192 bytes of the nvSRAM. |
| DQ ₀ -DQ ₇ | | Input or Output | Bidirectional Data I/O Lines. Used as input or output lines depending on operation. |
| \overline{WE} | \overline{W} | Input | Write Enable Input, Active LOW. When the chip is enabled and \overline{WE} is LOW, data on the I/O pins is written to the specific address location. |
| \overline{CE} | \overline{E} | Input | Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip. |
| \overline{OE} | \overline{G} | Input | Output Enable, Active LOW. The active LOW \overline{OE} input enables the data output buffers during read cycles. Deasserting \overline{OE} HIGH causes the I/O pins to tristate. |
| V _{SS} | | Ground | Ground for the Device. The device is connected to ground of the system. |
| V _{CC} | | Power Supply | Power Supply Inputs to the Device. |
| \overline{HSB} | | Input or Output | Hardware Store Busy (HSB). When LOW, this output indicates a Hardware Store is in progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin high if not connected (connection optional). |
| V _{CAP} | | Power Supply | AutoStore Capacitor. Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements. |

Device Operation

The STK12C68 nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture enables the storage and recall of all cells in parallel. During the STORE and RECALL operations, SRAM Read and Write operations are inhibited. The STK12C68 supports unlimited reads and writes similar to a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to one million STORE operations.

SRAM Read

The STK12C68 performs a Read cycle whenever \overline{CE} and \overline{OE} are LOW while WE and HSB are HIGH. The address specified on pins A₀₋₁₂ determines the 8,192 data bytes accessed. When the Read is initiated by an address transition, the outputs are valid after a delay of t_{AA} (Read cycle 1). If the Read is initiated by \overline{CE} or \overline{OE} , the outputs are valid at t_{ACE} or at t_{DOE}, whichever is later (Read cycle 2). The data outputs repeatedly respond to address changes within the t_{AA} access time without the need for transitions on any control input pins, and remains valid until another address change or until \overline{CE} or \overline{OE} is brought HIGH, or WE or HSB is brought LOW.

SRAM Write

A Write cycle is performed whenever \overline{CE} and \overline{WE} are LOW and HSB is HIGH. The address inputs must be stable prior to entering the Write cycle and must remain stable until either \overline{CE} or WE goes HIGH at the end of the cycle. The data on the common I/O pins DQ₀₋₇ are written into the memory if it has valid t_{SD}, before the end of a WE controlled Write or before the end of an \overline{CE} controlled Write. Keep \overline{OE} HIGH during the entire Write cycle to avoid data bus contention on common I/O lines. If \overline{OE} is left LOW, internal circuitry turns off the output buffers t_{HZWE} after WE goes LOW.

AutoStore Operation

The STK12C68 stores data to nvSRAM using one of three storage operations:


1. Hardware store activated by \overline{HSB}
2. Software store activated by an address sequence
3. AutoStore on device power down

AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the STK12C68.

During normal operation, the device draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH}, the part automatically disconnects the V_{CAP} pin from V_{CC}. A STORE operation is initiated with power provided by the V_{CAP} capacitor.


Figure 2 shows the proper connection of the storage capacitor (V_{CAP}) for automatic store operation. A charge storage capacitor between 68 μF and 220 μF (±20%) rated at 6V should be provided. The voltage on the V_{CAP} pin is driven to 5V by a charge pump internal to the chip. A pull up is placed on WE to hold it inactive during power up.

Figure 2. AutoStore Mode



In system power mode, both V_{CC} and V_{CAP} are connected to the +5V power supply without the 68 μF capacitor. In this mode, the AutoStore function of the STK12C68 operates on the stored system charge as power goes down. The user must, however, guarantee that V_{CC} does not drop below 3.6V during the 10 ms STORE cycle.

To reduce unnecessary nonvolatile stores, AutoStore, and Hardware Store operations are ignored, unless at least one Write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a Write operation has taken place. An optional pull up resistor is shown connected to HSB. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 3. AutoStore Inhibit Mode


If the power supply drops faster than 20 us/volt before V_{CC} reaches V_{SWITCH} , then a 2.2 ohm resistor should be connected between V_{CC} and the system supply to avoid momentary excess of current between V_{CC} and V_{CAP} .

AutoStore Inhibit Mode

If an automatic STORE on power loss is not required, then V_{CC} is tied to ground and +5V is applied to V_{CAP} (Figure 3). This is the AutoStore Inhibit mode, where the AutoStore function is disabled. If the STK12C68 is operated in this configuration, references to V_{CC} are changed to V_{CAP} throughout this data sheet. In this mode, STORE operations are triggered through software control or the HSB pin. To enable or disable Autostore using an I/O port pin see [Preventing Store](#) on page 6. It is not permissible to change between these three options “on the fly”.

Hardware STORE (HSB) Operation

The STK12C68 provides the \overline{HSB} pin for controlling and acknowledging the STORE operations. The \overline{HSB} pin is used to request a hardware STORE cycle. When the HSB pin is driven LOW, the STK12C68 conditionally initiates a STORE operation after t_{DELAY} . An actual STORE cycle only begins if a Write to the SRAM takes place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven LOW to indicate a busy condition, while the STORE (initiated by any means) is in progress.

SRAM Read and Write operations, that are in progress when HSB is driven LOW by any means, are given time to complete before the STORE operation is initiated. After HSB goes LOW,

the STK12C68 continues SRAM operations for t_{DELAY} . During t_{DELAY} , multiple SRAM Read operations take place. If a Write is in progress when HSB is pulled LOW, it allows a time, t_{DELAY} to complete. However, any SRAM Write cycles requested after HSB goes LOW are inhibited until HSB returns HIGH.

During any STORE operation, regardless of how it is initiated, the STK12C68 continues to drive the HSB pin LOW, releasing it only when the STORE is complete. After completing the STORE operation, the STK12C68 remains disabled until the HSB pin returns HIGH.

If \overline{HSB} is not used, it is left unconnected.

Hardware RECALL (Power Up)

During power up or after any low power condition ($V_{CC} < V_{RESET}$), an internal RECALL request is latched. When V_{CC} once again exceeds the sense voltage of V_{SWITCH} , a RECALL cycle is automatically initiated and takes $t_{HRECALL}$ to complete.

If the STK12C68 is in a Write state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system V_{CC} or between CE and system V_{CC} .

Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK12C68 software STORE cycle is initiated by executing sequential CE controlled Read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of Reads from specific addresses is used for STORE initiation, it is important that no other Read or Write accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following Read sequence is performed:

1. Read address 0x0000, Valid READ
2. Read address 0x1555, Valid READ
3. Read address 0x0AAA, Valid READ
4. Read address 0x1FFF, Valid READ
5. Read address 0x10F0, Valid READ
6. Read address 0x0F0F, Initiate STORE cycle

The software sequence is clocked with \overline{CE} controlled Reads or OE controlled Reads. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that Read cycles and not Write cycles are used in the sequence. It is not necessary that OE is LOW for a valid sequence. After the t_{STORE} cycle time is fulfilled, the SRAM is again activated for Read and Write operation.

Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of Read operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of CE controlled Read operations is performed:

1. Read address 0x0000, Valid READ
2. Read address 0x1555, Valid READ
3. Read address 0x0AAA, Valid READ
4. Read address 0x1FFF, Valid READ
5. Read address 0x10F0, Valid READ
6. Read address 0x0F0E, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time, the SRAM is again ready for Read and Write operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

Data Protection

The STK12C68 protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and Write operations. The low voltage condition is detected when V_{CC} is less than V_{SWITCH} . If the STK12C68 is in a Write mode (both CE and WE are low) at power up after a RECALL or after a STORE, the Write is inhibited until a negative transition on CE or WE is detected. This protects against inadvertent writes during power up or brown out conditions.

Noise Considerations

The STK12C68 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1 μ F connected between V_{CC} and V_{SS} , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduce circuit noise.

Hardware Protect

The STK12C68 offers hardware protection against inadvertent STORE operation and SRAM Writes during low voltage conditions. When $V_{CAP} < V_{SWITCH}$, all externally initiated STORE operations and SRAM Writes are inhibited. AutoStore can be completely disabled by tying VCC to ground and applying +5V to V_{CAP} . This is the AutoStore Inhibit mode; in this mode, STOREs are only initiated by explicit request using either the software sequence or the HSB pin.

Low Average Active Power

CMOS technology provides the STK12C68 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 4 shows the relationship between I_{CC} and Read or Write cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{CC} = 5.5V$, 100% duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK12C68 depends on the following items:

- The duty cycle of chip enable
- The overall cycle rate for accesses
- The ratio of Reads to Writes
- CMOS versus TTL input levels
- The operating temperature
- The V_{CC} level
- I/O loading

Figure 4. Current Versus Cycle Time (Read)





Figure 5. Current Versus Cycle Time (Write)



Preventing Store

The STORE function is disabled by holding \overline{HSB} high with a driver capable of sourcing 30 mA at a V_{OH} of at least 2.2V, because it must overpower the internal pull down device. This device drives HSB LOW for 20 μ s at the onset of a STORE. When the STK12C68 is connected for AutoStore operation (system V_{CC} connected to V_{CC} and a 68 μ F capacitor on V_{CAP}) and V_{CC} crosses V_{SWITCH} on the way down, the STK12C68 attempts to pull HSB LOW. If HSB does not actually get below V_{IL} , the part stops trying to pull HSB LOW and abort the STORE attempt.

Best Practices

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprograms these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. The end product's firmware should not assume that an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on must always program a unique NV pattern (for example, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system

manufacturing test to ensure these system routines work consistently.

- Power up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, and so on).
- The Vcap value specified in this data sheet includes a minimum and a maximum value size. The best practice is to meet this requirement and not exceed the maximum Vcap value because the higher inrush currents may reduce the reliability of the internal pass transistor. Customers who want to use a larger Vcap value to make sure there is extra store charge should discuss their Vcap size selection with Cypress.

Table 1. Hardware Mode Selection

| $\overline{\text{CE}}$ | $\overline{\text{WE}}$ | $\overline{\text{HSB}}$ | A12–A0 | Mode | I/O | Power |
|------------------------|------------------------|-------------------------|--|---|--|---|
| H | X | H | X | Not Selected | Output High Z | Standby |
| L | H | H | X | Read SRAM | Output Data | Active ^[3] |
| L | L | H | X | Write SRAM | Input Data | Active |
| X | X | L | X | Nonvolatile STORE | Output High Z | I _{CC2} ^[1] |
| L | H | H | 0x0000 0x1555 0x0AAA 0x1FFF 0x10F0 0x0F0F | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE | Output Data Output Data Output Data Output Data Output Data Output High Z | Active I _{CC2} ^[2, 3] |
| L | H | H | 0x0000 0x1555 0x0AAA 0x1FFF 0x10F0 0x0F0E | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL | Output Data Output Data Output Data Output Data Output Data Output High Z | Active ^[2, 3] |

Notes

1. HSB STORE operation occurs only if an SRAM Write is done since the last nonvolatile cycle. After the STORE (If any) completes, the part goes into standby mode, inhibiting all operations until HSB rises.
2. The six consecutive addresses must be in the order listed. $\overline{\text{WE}}$ must be high during all six consecutive $\overline{\text{CE}}$ controlled cycles to enable a nonvolatile cycle.
3. I/O state assumes $\text{OE} \leq V_{\text{IL}}$. Activation of nonvolatile cycles does not depend on state of OE.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature -65°C to +150°C
 Temperature under Bias -55°C to +125°C
 Voltage on Input Relative to GND.....-0.5V to 7.0V
 Voltage on Input Relative to Vss.....-0.6V to V_{CC} + 0.5V

Voltage on DQ₀₋₇ or $\overline{\text{HSB}}$ -0.5V to V_{CC} + 0.5V
 Power Dissipation..... 1.0W
 DC output Current (1 output at a time, 1s duration) 15 mA

Operating Range

| Range | Ambient Temperature | V _{CC} |
|------------|---------------------|-----------------|
| Commercial | 0°C to +70°C | 4.5V to 5.5V |
| Industrial | -40°C to +85°C | 4.5V to 5.5V |

DC Electrical Characteristics

Over the operating range (V_{CC} = 4.5V to 5.5V) [4]

| Parameter | Description | Test Conditions | Min | Max | Unit |
|----------------------|---|---|-----------------------|-----------------------|----------------|
| I _{CC1} | Average V _{CC} Current | t _{RC} = 25 ns t _{RC} = 35 ns t _{RC} = 45 ns Dependent on output loading and cycle rate. Values obtained without output loads. I _{OUT} = 0 mA. | | 85 75 65 | mA mA mA |
| I _{CC2} | Average V _{CC} Current during STORE | All Inputs Do Not Care, V _{CC} = Max Average current for duration t _{STORE} | | 3 | mA |
| I _{CC3} | Average V _{CC} Current at t _{RC} = 200 ns, 5V, 25°C Typical | $\overline{\text{WE}} \geq (V_{CC} - 0.2V)$. All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads. | | 10 | mA |
| I _{CC4} | Average V _{CAP} Current during AutoStore Cycle | All Inputs Do Not Care, V _{CC} = Max Average current for duration t _{STORE} | | 2 | mA |
| I _{SB1} [5] | V _{CC} Standby Current (Standby, Cycling TTL Input Levels) | t _{RC} = 25 ns, $\overline{\text{CE}} \geq V_{IH}$ t _{RC} = 35 ns, $\overline{\text{CE}} \geq V_{IH}$ t _{RC} = 45 ns, $\overline{\text{CE}} \geq V_{IH}$ | | 27 24 20 | mA mA mA |
| I _{SB2} [5] | V _{CC} Standby Current | $\overline{\text{CE}} \geq (V_{CC} - 0.2V)$. All others V _{IN} ≤ 0.2V or ≥ (V _{CC} - 0.2V). Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz. | Commercial | 1.5 | mA |
| | | | Industrial | 2.5 | mA |
| I _{IX} | Input Leakage Current | V _{CC} = Max, V _{SS} ≤ V _{IN} ≤ V _{CC} | -1 | +1 | μA |
| I _{IX} | Input Leakage Current | V _{CC} = Max, V _{SS} ≤ V _{IN} ≤ V _{CC} | -1 | +1 | μA |
| I _{OZ} | Off State Output Leakage Current | V _{CC} = Max, V _{SS} ≤ V _{IN} ≤ V _{CC} , $\overline{\text{CE}}$ or $\overline{\text{OE}} \geq V_{IH}$ or $\overline{\text{WE}} \leq V_{IL}$ | -5 | +5 | μA |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} + 0.5 | V |
| V _{IL} | Input LOW Voltage | | V _{SS} - 0.5 | 0.8 | V |
| V _{OH} | Output HIGH Voltage | I _{OUT} = -4 mA | 2.4 | | V |
| V _{OL} | Output LOW Voltage | I _{OUT} = 8 mA | | 0.4 | V |
| V _{BL} | Logic '0' Voltage on HSB Output | I _{OUT} = 3 mA | | 0.4 | V |
| V _{CAP} | Storage Capacitor | Between Vcap pin and Vss, 6V rated. 68 μF ±20% nom. | 54 | 260 | μF |

Notes

- V_{CC} reference levels throughout this data sheet refer to VCC if that is where the power supply connection is made, or V_{CAP} if VCC is connected to ground.
- $\overline{\text{CE}} \geq V_{IH}$ does not produce standby current levels until any nonvolatile cycle in progress has timed out.

Data Retention and Endurance

| Parameter | Description | Min | Unit |
|-------------------|------------------------------|-------|-------|
| DATA _R | Data Retention | 100 | Years |
| NV _C | Nonvolatile STORE Operations | 1,000 | K |

Capacitance

In the following table, the capacitance parameters are listed.^[6]


| Parameter | Description | Test Conditions | Max | Unit |
|------------------|--------------------|---|-----|------|
| C _{IN} | Input Capacitance | T _A = 25°C, f = 1 MHz, V _{CC} = 0 to 3.0 V | 8 | pF |
| C _{OUT} | Output Capacitance | | 7 | pF |

Thermal Resistance

In the following table, the thermal resistance parameters are listed.^[6]

| Parameter | Description | Test Conditions | 28-SOIC | 28-PDIP (300 mil) | 28-PDIP (600 mil) | 28-CDIP | 28-LCC | Unit |
|-----------------|--|---|---------|-------------------|-------------------|---------|--------|------|
| Θ _{JA} | Thermal Resistance (Junction to Ambient) | Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JEDEC51. | 46.55 | 45.16 | 55.84 | 46.1 | 95.31 | °C/W |
| Θ _{JC} | Thermal Resistance (Junction to Case) | | 27.95 | 31.62 | 25.74 | 5.01 | 9.01 | °C/W |

Figure 6. AC Test Loads



AC Test Conditions

Input Pulse Levels 0 V to 3 V
 Input Rise and Fall Times (10% to 90%) ≤5 ns
 Input and Output Timing Reference Levels 1.5

Note

6. These parameters are guaranteed by design and are not tested.

AC Switching Characteristics

SRAM Read Cycle

| Parameter | | Description | 25 ns | | 35 ns | | 45 ns | | Unit |
|-------------------|----------------------|-----------------------------------|-------|-----|-------|-----|-------|-----|------|
| Cypress Parameter | Alt | | Min | Max | Min | Max | Min | Max | |
| t_{ACE} | t_{ELQV} | Chip Enable Access Time | | 25 | | 35 | | 45 | ns |
| $t_{RC}^{[7]}$ | t_{AVAV}, t_{ELEH} | Read Cycle Time | 25 | | 35 | | 45 | | ns |
| $t_{AA}^{[8]}$ | t_{AVQV} | Address Access Time | | 25 | | 35 | | 45 | ns |
| t_{DOE} | t_{GLQV} | Output Enable to Data Valid | | 10 | | 15 | | 20 | ns |
| $t_{OHA}^{[8]}$ | t_{AXQX} | Output Hold After Address Change | 5 | | 5 | | 5 | | ns |
| $t_{LZCE}^{[9]}$ | t_{ELQX} | Chip Enable to Output Active | 5 | | 5 | | 5 | | ns |
| $t_{HZCE}^{[9]}$ | t_{EHQZ} | Chip Disable to Output Inactive | | 10 | | 10 | | 12 | ns |
| $t_{LZOE}^{[9]}$ | t_{GLQX} | Output Enable to Output Active | 0 | | 0 | | 0 | | ns |
| $t_{HZOE}^{[9]}$ | t_{GHQZ} | Output Disable to Output Inactive | | 10 | | 10 | | 12 | ns |
| $t_{PU}^{[6]}$ | t_{ELICCH} | Chip Enable to Power Active | 0 | | 0 | | 0 | | ns |
| $t_{PD}^{[6]}$ | t_{EHICCL} | Chip Disable to Power Standby | | 25 | | 35 | | 45 | ns |

Switching Waveforms

Figure 7. SRAM Read Cycle 1: Address Controlled ^[7, 8]





Figure 8. SRAM Read Cycle 2: \overline{CE} and \overline{OE} Controlled ^[7]



Switching Waveforms

Notes

7. $\overline{\text{WE}}$ and $\overline{\text{HSB}}$ must be High during SRAM Read cycles.
8. Device is continuously selected with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ both Low.
9. Measured ± 200 mV from steady state output voltage.

SRAM Write Cycle

| Parameter | | Description | 25 ns | | 35 ns | | 45 ns | | Unit |
|---------------------|----------------------|----------------------------------|-------|-----|-------|-----|-------|-----|------|
| Cypress Parameter | Alt | | Min | Max | Min | Max | Min | Max | |
| t_{WC} | t_{AVAV} | Write Cycle Time | 25 | | 35 | | 45 | | ns |
| t_{PWE} | t_{WLWH}, t_{WLEH} | Write Pulse Width | 20 | | 25 | | 30 | | ns |
| t_{SCE} | t_{ELWH}, t_{ELEH} | Chip Enable To End of Write | 20 | | 25 | | 30 | | ns |
| t_{SD} | t_{DVWH}, t_{DVEH} | Data Setup to End of Write | 10 | | 12 | | 15 | | ns |
| t_{HD} | t_{WHDX}, t_{EHDX} | Data Hold After End of Write | 0 | | 0 | | 0 | | ns |
| t_{AW} | t_{AVWH}, t_{AVEH} | Address Setup to End of Write | 20 | | 25 | | 30 | | ns |
| t_{SA} | t_{AVWL}, t_{AVEL} | Address Setup to Start of Write | 0 | | 0 | | 0 | | ns |
| t_{HA} | t_{WHAX}, t_{EHAX} | Address Hold After End of Write | 0 | | 0 | | 0 | | ns |
| $t_{HZWE}^{[9,10]}$ | t_{WLQZ} | Write Enable to Output Disable | | 10 | | 13 | | 14 | ns |
| $t_{LZWE}^{[9]}$ | t_{WHQX} | Output Active After End of Write | 5 | | 5 | | 5 | | ns |

Switching Waveforms

Figure 9. SRAM Write Cycle 1: \overline{WE} Controlled [11, 12]





Figure 10. SRAM Write Cycle 2: \overline{CE} Controlled [11, 12]




Notes

- 10. If \overline{WE} is Low when \overline{CE} goes Low, the outputs remain in the high impedance state.
- 11. HSB must be high during SRAM Write cycles.
- 12. \overline{CE} or \overline{WE} must be greater than V_{IH} during address transitions.

AutoStore or Power Up RECALL

| Parameter | Alt | Description | STK12C68 | | Unit |
|--------------------------|-------------------------|---|----------|-----|---------------|
| | | | Min | Max | |
| $t_{HRECALL}$ [13] | $t_{RESTORE}$ | Power up RECALL Duration | | 550 | μs |
| t_{STORE} [14, 15, 16] | t_{HLHZ} | STORE Cycle Duration | | 10 | ms |
| t_{DELAY} [9, 15] | t_{HLQZ} , t_{BLQZ} | Time Allowed to Complete SRAM Cycle | 1 | | μs |
| V_{SWITCH} | | Low Voltage Trigger Level | 4.0 | 4.5 | V |
| V_{RESET} | | Low Voltage Reset Level | | 3.9 | V |
| $t_{VCCRISE}$ | | V_{CC} Rise Time | 150 | | μs |
| t_{VSBL} [11] | | Low Voltage Trigger (V_{SWITCH}) to HSB Low | | 300 | ns |

Switching Waveform
Figure 11. AutoStore/Power Up RECALL

Notes

13. $t_{HRECALL}$ starts from the time V_{CC} rises above V_{SWITCH} .
14. \overline{CE} and \overline{OE} low for output behavior.
15. \overline{CE} and \overline{OE} low and \overline{WE} high for output behavior.
16. \overline{HSB} is asserted low for 1us when V_{CAP} drops through V_{SWITCH} . If an SRAM Write has not taken place since the last nonvolatile cycle, \overline{HSB} is released and no store takes place.


Software Controlled STORE/RECALL Cycle

The software controlled STORE/RECALL cycle follows. ^[18]

| Parameter | Alt | Description | 25 ns | | 35 ns | | 45 ns | | Unit |
|-------------------|------------|------------------------------------|-------|-----|-------|-----|-------|-----|---------|
| | | | Min | Max | Min | Max | Min | Max | |
| $t_{RC}^{[14]}$ | t_{AVAV} | STORE/RECALL Initiation Cycle Time | 25 | | 35 | | 45 | | ns |
| $t_{SA}^{[17]}$ | t_{AVEL} | Address Setup Time | 0 | | 0 | | 0 | | ns |
| $t_{CW}^{[17]}$ | t_{ELEH} | Clock Pulse Width | 20 | | 25 | | 30 | | ns |
| $t_{HACE}^{[17]}$ | t_{ELAX} | Address Hold Time | 20 | | 20 | | 20 | | ns |
| t_{RECALL} | | RECALL Duration | | 20 | | 20 | | 20 | μ s |

Switching Waveform

Figure 12. \overline{CE} Controlled Software STORE/RECALL Cycle ^[18]



Notes

17. The software sequence is clocked on the falling edge of \overline{CE} without involving \overline{OE} (double clocking aborts the sequence).


18. The six consecutive addresses must be read in the order listed in Table 1 on page 7. \overline{WE} must be HIGH during all six consecutive cycles.

Hardware STORE Cycle

| Parameter | Alt | Description | STK12C68 | | Unit |
|-----------------------|-------------------------|------------------------------------|----------|-----|------|
| | | | Min | Max | |
| $t_{STORE}^{[9, 14]}$ | t_{HLHZ} | STORE Cycle Duration | | 10 | ms |
| $t_{DHSB}^{[14, 19]}$ | $t_{RECOVER}, t_{HHQX}$ | Hardware STORE High to Inhibit Off | | 700 | ns |
| t_{PHSB} | t_{HLHX} | Hardware STORE Pulse Width | 15 | | ns |
| t_{HLBL} | | Hardware STORE Low to STORE Busy | | 300 | ns |

Switching Waveform

Figure 13. Hardware STORE Cycle




Note

19. t_{DHSB} is only applicable after t_{STORE} is complete.

Part Numbering Nomenclature

STK12C68 - S F 45 I TR



Ordering Information


These parts are not recommended for new designs. They are in production to support ongoing production programs only.

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|------------------|-----------------|-----------------------|-----------------|
| 25 | STK12C68-SF25TR | 001-85058 | 28-pin SOIC (330 mil) | Commercial |
| | STK12C68-SF25 | 001-85058 | 28-pin SOIC (330 mil) | |
| | STK12C68-SF25ITR | 001-85058 | 28-pin SOIC (330 mil) | Industrial |
| | STK12C68-SF25I | 001-85058 | 28-pin SOIC (330 mil) | |
| | STK12C68-PF25I | 001-85014 | 28-pin PDIP (300 mil) | |
| | STK12C68-WF25I | 001-85017 | 28-pin PDIP (600 mil) | |
| 45 | STK12C68-SF45TR | 001-85058 | 28-pin SOIC (330 mil) | Commercial |
| | STK12C68-SF45 | 001-85058 | 28-pin SOIC (330 mil) | |
| | STK12C68-SF45ITR | 001-85058 | 28-pin SOIC (330 mil) | Industrial |
| | STK12C68-SF45I | 001-85058 | 28-pin SOIC (330 mil) | |
| | STK12C68-C45I | 001-51695 | 28-pin CDIP (300 mil) | |

All parts are Pb-free. The above table contains Final information. Contact your local Cypress sales representative for availability of these parts


Package Diagrams

Figure 14. 28-Pin (330 Mil) SOIC (51-85058)



Package Diagrams (continued)


Figure 15. 28-Pin (300 Mil) PDIP (51-85014)



51-85014 *E

Package Diagrams (continued)


Figure 16. 28-Pin (600 Mil) PDIP (51-85017)



51-85017 *D

Package Diagrams (continued)


Figure 17. 28-Pin (300 Mil) Side Braze DIL (001-51695)



001-51695 *A

Package Diagrams (continued)

Figure 18. 28-Pad (350 Mil) LCC (001-51696)



1. ALL DIMENSION ARE IN INCHES AND MILLIMETERS [MIN/MAX]
2. JEDEC 95 OUTLINE# MO-041
3. PACKAGE WEIGHT : TBD

001-51696 *A

Document History Page

| Document Title: STK12C68 64 Kbit (8K x 8) AutoStore nvSRAM Document Number: 001-51027 | | | | |
|--|---------|-----------------|-----------------|--|
| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change |
| ** | 2606744 | GVCH | 01/30/2009 | New data sheet |
| *A | 2826441 | GVCH | 12/11/2009 | Added following text in the Ordering Information section: "These parts are not recommended for new designs. In production to support ongoing production programs only." Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only." Added Contents on page 2. |
| *B | 3054694 | GVCH | 10/12/2010 | Removed the following prune parts from the document; STK12C68-C35I STK12C68-C45 STK12C68-L35 STK12C68-L35I STK12C68-L45 STK12C68-L45I STK12C68-PF25 STK12C68-PF45 STK12C68-PF45I STK12C68-WF45 STK12C68-WF45I STK12C68-WF25 |
| *C | 3189527 | GVCH | 03/07/2011 | Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only." |
| *D | 3208949 | GVCH | 03/30/11 | Removed pruned part "STK12C68-C35" from the ordering code information. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

| | |
|--------------------------|--|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical & Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.