## FSD210, FSD200 <br> Green Mode Fairchild Power Switch (FPS ${ }^{\top}{ }^{\top}$ )

## Features

- Single Chip 700V Sense FET Power Switch
- Precision Fixed Operating Frequency ( 134 kHz )
- Advanced Burst-Mode operation Consumes under 0.1W at 265 Vac and no load (FSD210 only)
- Internal Start-up Switch and Soft Start
- Under Voltage Lock Out (UVLO) with Hysteresis
- Pulse by Pulse Current Limit
- Over Load Protection (OLP)
- Internal Thermal Shutdown Function (TSD)
- Auto-Restart Mode
- Frequency Modulation for EMI
- FSD200 does not require an auxiliary bias winding


## Applications

- Charger \& Adaptor for Mobile Phone, PDA \& MP3
- Auxiliary Power for White Goods, PC, C-TV \& Monitor


## Description

The FSD200 and FSD210 are integrated Pulse Width Modulators (PWM) and Sense FETs specially designed for high performance off-line Switch Mode Power Supplies (SMPS) with minimal external components. Both devices are monolithic high voltage power switching regulators which combine an LDMOS Sense FET with a voltage mode PWM control block. The integrated PWM controller features include: a fixed oscillator with frequency modulation for reduced EMI, Under Voltage Lock Out (UVLO) protection, Leading Edge Blanking (LEB), optimized gate turn-on/turnoff driver, thermal shut down protection (TSD), temperature compensated precision current sources for loop compensation and fault protection circuitry. When compared to a discrete MOSFET and controller or RCC switching converter solution, the FSD200 and FSD210 reduce total component count, design size, weight and at the same time increase efficiency, productivity, and system reliability. The FSD200 eliminates the need for an auxiliary bias winding at a small cost of increased supply power. Both devices are a basic platform well suited for cost effective designs of flyback converters.

| OUTPUT POWER TABLE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PRODUCT | $230 \mathrm{VAC} \pm 15 \%{ }^{(3)}$ |  | $85-265$ VAC |  |
|  | Adapter $^{(1)}$ | Open <br> Frame $^{(2)}$ | Adapter $^{(1)}$ | Open <br> Frame $^{(2)}$ |
|  | 5 W | 7 W | 4 W | 5 W |
| FSD200 | 5 W | 7 W | 4 W | 5 W |
| FSD210M | 5 W | 7 W | 4 W | 5 W |
| FSD200M | 5 W | 7 W | 4 W | 5 W |

Table 1. Notes: 1. Typical continuous power in a non-ventilated enclosed adapter measured at $50^{\circ} \mathrm{C}$ ambient. 2. Maximum practical continuous power in an open frame design at $50^{\circ} \mathrm{C}$ ambient. 3.230 VAC or $100 / 115$ VAC with doubler.

## Typical Circuit



Figure 1. Typical Flyback Application using FSD210


Figure 2. Typical Flyback Application using FSD200

## Internal Block Diagram



Figure 3. Functional Block Diagram of FSD210


Figure 4. Functional Block Diagram of FSD200 showing internal high voltage regulator

## Pin Definitions

| Pin Number | Pin Name | Pin Function Description |
| :---: | :---: | :--- |
| $1,2,3$ | GND | Sense FET source terminal on primary side and internal control ground. |
| 4 | Vfb | $\begin{array}{l}\text { The feedback voltage pin is the inverting input to the PWM comparator with } \\ \text { nominal input levels between 0.5Vand 2.5V. It has a 0.25mA current source } \\ \text { connected internally while a capacitor and opto coupler are typically } \\ \text { connected externally. A feedback voltage of 4V triggers overload protection } \\ \text { (OLP). There is a time delay while charging between 3V and 4V using an } \\ \text { internal 5uA current source, which prevents false triggering under transient } \\ \text { conditions but still allows the protection mechanism to operate under true } \\ \text { overload conditions. }\end{array}$ |
| 5 | Vcc | $\begin{array}{l}\text { FSD210 } \\ \text { Positive supply voltage input. Although connected to an auxiliary } \\ \text { transformer winding, current is supplied from pin 8 (Vstr) via an internal } \\ \text { switch during startup (see Internal Block Diagram section). It is not until Vcc } \\ \text { reaches the UVLO upper threshold (8.7V) that the internal start-up switch } \\ \text { opens and device power is supplied via the auxiliary transformer winding. } \\ \text { FSD200 }\end{array}$ |
| This pin is connected to a storage capacitor. A high voltage regulator |  |  |
| connected between pin 8 (Vstr) and this pin, provides the supply voltage to |  |  |$\}$| the FSD200 at startup and when switching during normal operation. The |
| :--- |
| FSD200 eliminates the need for auxiliary bias winding and associated |
| external components. |

## Pin Configuration



Figure 5. Pin Configuration (Top View)

## Absolute Maximum Ratings

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Supply Voltage (FSD200) | VCC,MAX | 10 | V |
| Maximum Supply Voltage (FSD210) | VCC,MAX | 20 | V |
| Input Voltage Range | VFB | -0.3 to VSTOP | V |
| Operating Junction Temperature. | TJ | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | TA | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Impedance

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| 7DIP |  |  |  |
| Junction-to-Ambient Thermal | $\theta J A^{(1)}$ | $74.07{ }^{(3)}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta J A^{(1)}$ | $60.44^{(4)}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal | $\theta J C^{(2)}$ | 22.00 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 7LSOP |  |  |  |
| Junction-to-Ambient Thermal | $\theta J A^{(1)}$ | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta J A^{(1)}$ | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal | $\theta \mathrm{JC}{ }^{(2)}$ | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Note:

1. Free standing without heat sink.
2. Measured on the GND pin close to plastic interface.
3. Soldered to $100 \mathrm{~mm}^{2}$ copper clad.
4. Soldered to $300 \mathrm{~mm}^{2}$ copper clad.

## Electrical Characteristics

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sense FET SECTION |  |  |  |  |  |  |
| Drain-Source Breakdown Voltage | BVDSS | $V C C=0 V, I D=100 \mu \mathrm{~A}$ | 700 | - | - | V |
| Startup Voltage (Vstr) Breakdown | BVSTR |  | 700 | - | - | V |
| Off-State Current | IDSS | V DS $=560 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{A}$ |
| On-State Resistance | RDS(ON) | $\mathrm{Tj}=25^{\circ} \mathrm{C}, \mathrm{ID}=25 \mathrm{~mA}$ | - | 28 | 32 | $\Omega$ |
|  |  | $\mathrm{Tj}=100^{\circ} \mathrm{C}, \mathrm{ID}=25 \mathrm{~mA}$ | - | 42 | 48 | $\Omega$ |
| Rise Time | TR | VDS $=325 \mathrm{~V}$, $\mathrm{ID}=50 \mathrm{~mA}$ | - | 100 | - | ns |
| Fall Time | TF | $\mathrm{VDS}=325 \mathrm{~V}, \mathrm{ID}=25 \mathrm{~mA}$ | - | 50 | - | ns |
| CONTROL SECTION |  |  |  |  |  |  |
| Output Frequency | Fosc | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | 126 | 134 | 142 | kHz |
| Output Frequency Modulation | FMOD | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | - | $\pm 4$ | - | kHz |
| Feedback Source Current | IFB | $\mathrm{Vfb}=0 \mathrm{~V}$ | 0.22 | 0.25 | 0.28 | mA |
| Maximum Duty Cycle | Dmax | $\mathrm{Vfb}=3.5 \mathrm{~V}$ | 60 | 65 | 70 | \% |
| Minimum Duty Cycle | Dmin | $\mathrm{Vfb}=0 \mathrm{~V}$ | 0 | 0 | 0 | \% |
| UVLO Threshold Voltage (FSD200) | V Start |  | 6.3 | 7 | 7.7 | V |
|  | VSTOP | After turn on | 5.3 | 6 | 6.7 | V |
| UVLO Threshold Voltage (FSD210) | Vstart |  | 8.0 | 8.7 | 9.4 | V |
|  | VSTOP | After turn on | 6.0 | 6.7 | 7.4 | V |
| Supply Shunt Regulator (FSD200) | VCCREG | - | - | 7 | - | V |
| Internal Soft Start Time | TS/S |  | - | 3 | - | ms |
| BURST MODE SECTION |  |  |  |  |  |  |
| Burst Mode Voltage | VBURH | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | 0.58 | 0.64 | 0.7 | V |
|  | VBURL |  | 0.5 | 0.58 | 0.64 | V |
|  | Hysteresis |  | - | 60 | - | mV |
| PROTECTION SECTION |  |  |  |  |  |  |
| Drain to Source Peak Current Limit | IOVER |  | 0.275 | 0.320 | 0.365 | A |
| Current Limit Delay ${ }^{(1)}$ | TCLD | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | - | 220 | - | ns |
| Thermal Shutdown Temperature ( Tj$)^{(1)}$ | TSD |  | 125 | 145 | 160 | ${ }^{\circ} \mathrm{C}$ |
| Shutdown Feedback Voltage | VSD | - | 3.5 | 4.0 | 4.5 | V |
| Feedback Shutdown Delay Current | IDELAY | $\mathrm{Vfb}=4.0 \mathrm{~V}$ | 3 | 5 | 7 | $\mu \mathrm{A}$ |
| Leading Edge Blanking Time ${ }^{(2)}$ | TLEB |  | 200 | - | - | ns |
| TOTAL DEVICE SECTION |  |  |  |  |  |  |
| Operating Supply Current (FSD200) | IOP | $\mathrm{Vcc}=7 \mathrm{~V}$ | - | 600 | - | $\mu \mathrm{A}$ |
| Operating Supply Current (FSD210) | IOP | $\mathrm{Vcc}=11 \mathrm{~V}$ | - | 700 | - | $\mu \mathrm{A}$ |
| Start Up Current (FSD200) | ISTART | $\mathrm{Vcc}=0 \mathrm{~V}$ | - | 1 | 1.2 | mA |
| Start Up Current (FSD210) | ISTART | $\mathrm{Vcc}=0 \mathrm{~V}$ | - | 700 | 900 | $\mu \mathrm{A}$ |
| Vstr Supply Voltage |  | $\mathrm{Vcc}=0 \mathrm{~V}$ | 20 | - | - | V |

## Note:

[^0]
## Comparison Between FSDH565 and FSD210

| Function | FSDH0565 | FSD210 | FSD210 Advantages |
| :--- | :--- | :--- | :--- |
| Soft-Start | not applicable | 3 mS | -Gradually increasing current limit <br> during soft-start further reduces peak <br> current and voltage component <br> stresses <br> Eliminates external components used <br> for soft-start in most applications <br> Reduces or eliminates output <br> overshoot <br> Switching Frequency <br> Frequency Modulation <br> Burst Mode Operation <br> not applicable <br> not applicable <br> Drain Creepage at <br> Package$\quad$Yes-built into <br> controller |

## Typical Performance Characteristics

(These characteristic graphs are normalized at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


Frequency vs. Temp


Peak Current Limit vs. Temp


Vstart Voltage vs. Temp


Operating Current vs. Temp


Feedback Source Current vs. Temp


Vstop Voltage vs. Temp

## Typical Performance Characteristics (Continued)

(These characteristic graphs are normalized at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


On State Resistance vs. Temp


Vcc Regulation Voltage vs. Temp (for FSD200)


Start Up Current vs. Temp (for FSD210)


Breakdown Voltage vs. Temp


Shutdown Feedback Voltage vs. Temp

Start Up Current vs. Temp (for FSD200)

## Functional Description

1. Startup : At startup, the internal high voltage current source supplies the internal bias and charges the external Vcc capacitor as shown in figure 7 . In the case of the FSD210, when Vcc reaches 8.7 V the device starts switching and the internal high voltage current source is disabled (see figure 1). The device continues to switch provided that Vcc does not drop below 6.7V. For FSD210, after startup, the bias is supplied from the auxiliary transformer winding. In the case of FSD200, Vcc is continuously supplied from the external high voltage source and Vcc is regulated to 7 V by an internal high voltage regulator (HVReg), thus eliminating the need for an auxiliary winding (see figure 2 ).


Figure 6. Internal startup circuit
Calculating the Vcc capacitor is an important step to designing in the FSD200/210. At initial start-up in both the FSD200/210, the stand-by maximum current is 100 uA , supplying current to UVLO and Vref Block. The charging current (i) of the Vcc capacitor is equal to Istr -100 uA . After Vcc reaches the UVLO start voltage only the bias winding supplies Vcc current to device. When the bias winding voltage is not sufficient, the Vcc level decreases to the UVLO stop voltage. At this time Vcc oscillates. In order to prevent this ripple it is recommended that the Vcc capacitor be sized between 10 uF and 47 uF .
2. Feedback Control : The FSD200/210 are both voltage mode devices as shown in Figure 8. Usually, a H11A817 optocoupler and KA431 voltage reference (or a FOD2741 integrated optocoupler and voltage reference) are used to implement the isolated secondary feedback network. The feedback voltage is compared with an internally generated sawtooth waveform, directly controlling the duty cycle. When the KA431 reference pin voltage exceeds the internal reference voltage of 2.5 V , the optocoupler LED current increases pulling down the feedback voltage and reducing the duty cycle. This event will occur when either the input voltage increases or the output load decreases.


Figure 7. Charging the Vcc capacitor through Vstr
3. Leading edge blanking (LEB) : At the instant the internal Sense FET is turned on, there usually exists a high current spike through the Sense FET, caused by the primary side capacitance and secondary side rectifier diode reverse recovery. Exceeding the pulse-by-pulse current limit could cause premature termination of the switching pulse (see Protection Section). To counter this effect, the FPS employs a leading edge blanking (LEB) circuit. This circuit inhibits the over current comparator for a short time (TLEB) after the Sense FET is turned on.


Figure 8. PWM and feedback circuit
4. Protection Circuit : The FSD200/210 has 2 self protection functions: over load protection (OLP) and thermal shutdown (TSD). Because these protection circuits are fully integrated into the IC with no external components, system
reliability is improved without a cost increase. If either of these thresholds are triggered, the FPS starts an auto-restart cycle. Once the fault condition occurs, switching is terminated and the Sense FET remains off. This causes Vcc to fall. When Vcc reaches the UVLO stop voltage (6.7V:FSD210, 6V:FSD200), the protection is reset and the internal high voltage current source charges the Vcc capacitor. When Vcc reaches the UVLO start voltage (8.7V:FSD210,7V:FSD200), the device attempts to resume normal operation. If the fault condition is no longer present start up will be successful. If it is still present the cycle is repeated (see figure 10).


Figure 9. Protection block
4.1 Over Load Protection (OLP) : Over load protection occurs when the load current exceeds a pre-set level due to an abnormal situation. If this occurs, the protection circuit should be triggered to protect the SMPS. It is possible that a short term load transient can occur under normal operation. In order to avoid false shutdowns, the over load protection circuit is designed to trigger after a delay. Therefore the device can differentiate between transient over loads and true fault conditions. The maximum input power is limited using the pulse-by-pulse current limit feature. If the load tries to
draw more than this, the output voltage will drop below its set value. This reduces the optocoupler LED current which in turn reduces the photo-transistor current (see figure 9). Therefore, the 250 uA current source will charge the feedback pin capacitor, Cfb, and the feedback voltage, Vfb, will increase. The input to the feedback comparator is clamped at 3V. Once Vfb reaches 3V, the device switches at maximum power, the 250 uA current source is blocked and the 5 uA source continues to charge Cfb . Once Vfb reaches 4V, switching stops.and overload protection is triggered. The resultant shutdown delay time is set by the time required to charge Cfb from 3Vto $4 V$ with 5 uA as shown in Fig. 10.
4.2 Thermal Shutdown (TSD) : The Sense FET and the control IC are integrated, making it easier for the control IC
to detect the temperature of the Sense FET. When the temperature exceeds approximately $145^{\circ} \mathrm{C}$, thermal shutdown is activated.


Figure 10. Over load protection delay
5. Soft Start : FSD200/210 has an internal soft start circuit that gradually increases current through the Sense FET as shown in figure 11. The soft start time is 3 msec in FSD200/ 210.


Figure 11. Internal Soft Start
6. Burst operation : In order to minimize the power dissipation in standby mode, the FSD200/210 implements burst mode functionality (see figure 12). As the load decreases, the feedback voltage decreases. As shown in figure 13, the device automatically enters burst mode when the feedback voltage drops below VBURL $(0.58 \mathrm{~V})$. At this point switching stops and the output voltages start to drop at a rate dependant on standby current load. This causes the feedback voltage to rise. Once it passes VBURH $(0.64 \mathrm{~V})$ switching starts again. The feedback voltage falls and the process repeats. Burst mode operation alternately enables and disables switching of the power Sense FET thereby reducing switching loss in
standby mode.


Figure 12. Circuit for burst operation


Figure 13. Burst mode operation
7. Frequency Modulation : EMI reduction can be accomplished by modulating the switching frequency of a SMPS. Frequency modulation can reduce EMI by spreading the energy over a wider frequency range. The amount of EMI reduction is directly related to the level of modulation (Fmod) and the rate of modulation. As can be seen in Figure 14 , the frequency changes from 130 kHz to 138 kHz in 4 mS for the FSD200/FSD210. Frequency modulation allows the use of a cost effective inductor instead of an AC input mode choke to satisfy the requirements of world wide EMI limits.


Figure 14. Frequency Modulation Waveforms


Figure 15. FSDH0165 Full Range EMI scan(100kHz, no Frequency Modulation) with charger set


Figure 16. FSD210 Full Range EMI scan(134kHz, with Frequency Modulation) with charger set

## Typical application circuit

| Application | Output power | Input voltage | Output voltage (Max current) |
| :---: | :---: | :---: | :---: |
| Cellular Phone Charger | 3.38 W | Universal input (85-265Vac) | $5.2 \mathrm{~V}(650 \mathrm{~mA})$ |

## Features

- High efficiency (>67\% at Universal Input)
- Low zero load power consumption (<100mW at 240Vac) with FSD210
- Low component count
- Enhanced system reliability through various protection functions
- Internal soft-start (3ms)
- Frequency Modulation for low EMI


## Key Design Notes

- The constant voltage (CV) mode control is implemented with resistors, R8, R9, R10 and R11, shunt regulator, U2, feedback capacitor, C9 and opto-coupler, U3.
- The constant current (CC) mode control is designed with resistors, R8, R9, R15, R16, R17 and R19, NPN transistor, Q1 and NTC, TH1. When the voltage across current sensing resistors, R15,R16 and R17 is 0.7 V , the NPN transistor turns on and the current through the opto coupler LED increases. This reduces the feedback voltage and duty ratio. Therefore, the output voltage decreases and the output current is regulated.
- The NTC(negative thermal coefficient) is used to compensate the temperature characteristics of the transistor Q1.


## 1. Schematic


2. Demo Circuit Part List

| Reference | Part \# | Quantity | Description | Requirement/Comment |
| :--- | :--- | :--- | :--- | :--- |
| D1,D2,D3,D4 | 1N4007 | 4 | 1A/1000V Junction Rectifier | DO41 Type |
| D5 | UF4007 | 1 | 1A/1000V Ultra Fast Diode | DO41 Type |
| D6 | 1N4148 | 1 | $10 \mathrm{~mA} / 100 \mathrm{~V}$ Junction Diode | D0-213 Type |
| D7 | SB260 | 1 | 2A/60V Schottky Diode | D0-41 Type |
| Q1 | KSP2222A | 1 | Ic=600mA, Vce=30V | TO-92 Type |
| U1 | FSD210 <br> (FSD200) | 1 | $0.5 \mathrm{~A} / 700 \mathrm{~V}$ | Iover=0.3A, Fairchildsemi |
| U2 | KA431AZ | 1 | Vref=2.495V(Typ.) | TO-92 Type, LM431 |
| U3 | H11A817A | 1 | CTR 80~160\% | - |

3. Transformer Schematic Diagram


CORE : EE1616
BOBBIN : EE1616(H)
4. Winding Specification

| No. | Pin (S $\rightarrow$ F) | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| W1 | $1 \rightarrow 2$ | $0.16 \Phi \times 1$ | 99 Ts | SOLENOID WINDING |
| INSULATION : POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}$, 2Ts |  |  |  |  |
| W2 | $4 \rightarrow 3$ | $0.16 \Phi \times 1$ | 18 Ts | CENTER SOLENOID WINDING |
| INSULATION : POLYESTER TAPE t=0.025mm / 10mm, 2Ts |  |  |  |  |
| W3 | $1 \rightarrow$ open | 0.16ه X 1 | 50 Ts | SOLENOID WINDING |
| INSULATION : POLYESTER TAPE t=0.025mm / 10mm, 3Ts |  |  |  |  |
| W4 | $8 \rightarrow 7$ | $0.40 \Phi \times 1$ | 9 Ts | SOLENOID WINDING |
| INSULATION : POLYESTER TAPE t=0.025mm / 10 mm , 3Ts |  |  |  |  |

5. Electrical Characteristics

| ITEM | TERMINAL | SPECIFICATION | REM ARKS |
| :---: | :---: | :---: | :---: |
| INDUCTANCE | $1-2$ | 1.6 mH | $1 \mathrm{kHz}, 1 \mathrm{~V}$ |
| LEAKAGE L | $1-2$ | 50 uH | $3,4,7,8$ short <br> $100 \mathrm{kHz}, 1 \mathrm{~V}$ |

## Typical application circuit

| Application | Output power | Input voltage | Output voltage (Max current) |
| :---: | :---: | :---: | :---: |
| Non Isolation Buck | 1.2 W | Universal dc input <br> $(100 \sim 375 \mathrm{Vac})$ | $12 \mathrm{~V}(100 \mathrm{~mA})$ |

## Features

- Non isolation buck converter
- Low component count
- Enhanced system reliability through various protection functions


## Key Design Notes

- The output voltage (12V) is regulated with resistors, R1, R2 and R3, zener diode, D3, the transistor, Q1 and the capacitor, C 2 . While the FSD210 is off diodes, D1 and D2, are on. At this time the output voltage, 12V, can be sensed by the feedback components above. This output is also used with bias voltage for the FSD210.
- $\mathrm{R}, 680 \mathrm{~K}$, is to prevent the OLP(over load protection) at startup.
- $\mathrm{R}, 8.2 \mathrm{~K}$, is a dummy resistor to regulate output voltage in light load.


## 1. Schematic


2. Demo Circuit Part List

| Reference | Part \# | Quantity | Description | Requirement/Comment |
| :--- | :--- | :--- | :--- | :--- |
| D1,D2, | UF4007 | 2 | $1 \mathrm{~A} / 1000 \mathrm{~V}$ Ultra Fast Diode | DO41 Type |
| Q1 | KSP2222A | 1 | Ic=200mA, Vcc=40V | TO-92 Type |
| ZD1 | 1N759A | 1 | $12 \mathrm{VZD} / 0.5 \mathrm{~W}$ | DO-35 Type |
| U1 | FSD210 | 1 | $0.5 \mathrm{~A} / 700 \mathrm{~V}$ | Iover=0.3A |

Layout Considerations (for Flyback Convertor)


Figure 17. Layout Considerations for FSD2x0 using 7DIP

## Package Dimensions

## 7-DIP



## Package Dimensions (Continued)

## 7-LSOP



## Ordering Information

| Product Number | Package | Rating | Topr $\left({ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: |
| FSD210 | 7DIP | $700 \mathrm{~V}, 0.5 \mathrm{~A}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| FSD200 | 7DIP | $700 \mathrm{~V}, 0.5 \mathrm{~A}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| FSD210M | 7LSOP | $700 \mathrm{~V}, 0.5 \mathrm{~A}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| FSD200M | 7 LSOP | $700 \mathrm{~V}, 0.5 \mathrm{~A}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[^0]:    1. These parameters, although guaranteed, are not $100 \%$ tested in production
    2. This parameter is derived from characterization
