## Energy-Efficient, Accurate CV/CC Switcher for Adapters and Chargers

## Product Highlights

## Dramatically Simplifies CV/CC Converters

- Eliminates optocoupler and all secondary CV/CC control circuitry
- Eliminates all control loop compensation circuitry


## Advanced Performance Features

- Compensates for transformer inductance tolerances
- Compensates for input line voltage variations
- Compensates for cable voltage drop (LNK61X series)
- Compensates for external component temperature variations
- Very tight IC parameter tolerances using proprietary trimming technology
- Frequency jittering greatly reduces EMI filter cost
- Even tighter output tolerances achievable with external resistor selection/trimming
- Programmable switching frequency up to 85 kHz to reduce transformer size


## Advanced Protection/Safety Features

- Auto-restart protection reduces power delivered by $>95 \%$ for output short circuit and control loop faults (open and shorted components)
- Hysteretic thermal shutdown - automatic recovery reduces power supply returns from the field
- Meets high voltage creepage requirements between DRAIN and all other pins both on the PCB and at the package


## EcoSmart ${ }^{\oplus}$ - Energy Efficient

- Easily meets all global energy efficiency regulations
- No-load consumption below 30 mW at 230 VAC with optional external bias winding
- ON/OFF control provides constant efficiency down to very light loads - ideal for CEC and ENERGY STAR 2.0 regulations
- No current sense resistors - maximizes efficiency


## Green Package

- Halogen free and RoHS compliant package


## Applications

- Chargers for cell/cordless phones, PDAs, MP3/portable audio devices, adapters, LED drivers, etc.


## Description

The LinkSwitch-II dramatically simplifies low power CV/CC charger designs by eliminating an optocoupler and secondary control circuitry. The device introduces a revolutionary control technique to provide very tight output voltage and current regulation, compensating for transformer and internal parameter tolerances along with input voltage variations.

The device incorporates a 700 V power MOSFET, a novel ON/OFF control state machine, a high voltage switched current source for self biasing, frequency jittering, cycle-by-cycle current limit and hysteretic thermal shutdown circuitry onto a monolithic IC.


Figure 1. Typical Application/Performance - Not a Simplified Circuit (a) and Output Characteristic Envelope (b). (see Application Section for more information).

| Output Power Table |  |  |  |
| :--- | :---: | :---: | :---: |
| Product $^{3}$ |  | $85-265 \mathrm{VAC}$ |  |
|  | Adapter $^{1}$ | Open Frame $^{2}$ |  |
| LNK603/613PG/DG | 2.5 W | 3.3 W |  |
| LNK604/614PG/DG | 3.5 W | 4.1 W |  |
| LNK605/615PG/DG | 4.5 W | 5.1 W |  |
| LNK606/616PG/GG/DG | 5.5 W | 6.1 W |  |

Table 1. Output Power Table.
Notes:

1. Minimum continuous power in a typical non-ventilated enclosed adapter measured at $+50^{\circ} \mathrm{C}$ ambient, device, $\mathrm{T}_{\mathrm{J}}<100^{\circ} \mathrm{C}$
2. Maximum practical continuous power in an open frame design with adequate heatsinking, measured at $50^{\circ} \mathrm{C}$ ambient (see Key Applications Considerations section for more information).
3. Packages: P: DIP-8C, G: SMD-8C, D: SO-8C.


Figure 2 Functional Block Diagram.

## Pin Functional Description

DRAIN (D) Pin:
This pin is the power MOSFET drain connection. It provides internal operating current for both start-up and steady-state operation.

## BYPASS/MULTI-FUNCTIONAL PROGRAMMABLE (BP/M) Pin:

This pin has multiple functions:

1. It is the connection point for an external bypass capacitor for the internally generated 6 V supply.
2. It is a mode selection for the cable drop compensation for LNK61X series.

## FEEDBACK (FB) Pin:

During normal operation, switching of the power MOSFET is controlled by this pin. This pin senses the AC voltage on the bias winding. This control input regulates both the output voltage in CV mode and output current in CC mode based on the flyback voltage of the bias winding. The internal inductance correction circuit uses the forward voltage on the bias winding to sense the bulk capacitor voltage.

SOURCE (S) Pin:
This pin is internally connected to the output MOSFET source for high voltage power and control circuit common returns.


Figure 3. Pin Configuration.

## LinkSwitch-II Functional Description

The LinkSwitch-II combines a high voltage power MOSFET switch with a power supply controller in one device. Similar to the LinkSwitch-LP and TinySwitch-III it uses ON/OFF control to regulate the output voltage. In addition, the switching frequency is modulated to regulate the output current to provide a constant current characteristic. The LinkSwitch-II controller consists of an oscillator, feedback (sense and logic) circuit, 6 V regulator, over-temperature protection, frequency jittering, current limit circuit, leading-edge blanking, inductance correction circuitry, frequency control for constant current regulation and ON/OFF state machine for CV control.

## Inductance Correction Circuitry

If the primary magnetizing inductance is either too high or low the converter will automatically compensate for this by adjusting the oscillator frequency. Since this controller is designed to operate in discontinuous-conduction mode the output power is directly proportional to the set primary inductance and its tolerance can be completely compensated with adjustments to the switching frequency.

## Constant Current (CC) Operation

As the output voltage and therefore the flyback voltage across the bias winding increases, the FEEDBACK pin voltage increases. The switching frequency is adjusted as the FEEDBACK pin voltage increases to provide a constant output current regulation. The constant current circuit and the inductance correction circuit are designed to operate concurrently in the CC region.

## Constant Voltage (CV) Operation

As the FEEDBACK pin approaches $\mathrm{V}_{\text {FBth }}$ from the constant current regulation mode, the power supply transitions into CV operation. The switching frequency at this point is at its maximum value, corresponding to the peak power point of the CCCV characteristic. The controller regulates the feedback pin voltage to remain at $\mathrm{V}_{\text {FBth }}$ using an ON/OFF state-machine. The FEEDBACK pin voltage is sampled $2.5 \mu$ s after the turn-off of the high voltage switch. At light loads the current limit is also reduced to decrease the transformer flux density.

## Output Cable Compensation

This compensation provides a constant output voltage at the end of the cable over the entire load range in CV mode. As the converter load increases from no-load to the peak power point (transition point between CV and CC) the voltage drop introduced across the output cable is compensated by increasing the FEEDBACK pin reference voltage. The controller determines the output load and therefore the correct degree of compensation based on the output of the state machine. Cable drop compensation for a 24 AWG $(0.3 \Omega)$ cable is selected with $\mathrm{C}_{\mathrm{BP}}=1 \mu \mathrm{~F}$ and for a 26 AWG ( $0.49 \Omega$ ) cable with $\mathrm{C}_{\mathrm{PB}}=10 \mu \mathrm{~F}$.

## Auto-Restart and Open-Loop Protection

In the event of a fault condition such as an output short or an open loop condition the LinkSwitch-II enters into an appropriate protection mode as described below.

In the event the FEEDBACK pin voltage during the flyback period falls below 0.7 V before the FEEDBACK pin sampling delay $(\sim 2.5 \mu \mathrm{~s})$ for a duration in excess of $\sim 450 \mathrm{~ms}$ (auto-restart on-time ( $\mathrm{t}_{\text {AR-ON }}$ ) the converter enters into auto-restart, wherein the power MOSFET is disabled for 2 seconds ( $\sim 18 \%$ autorestart duty cycle). The auto-restart alternately enables and disables the switching of the power MOSFET until the fault condition is removed.

In addition to the conditions for auto-restart described above, if the sensed FEEDBACK pin current during the forward period of the conduction cycle (switch "on" time) falls below $120 \mu \mathrm{~A}$, the converter annunciates this as an open-loop condition (top resistor in potential divider is open or missing) and reduces the auto-restart time from 450 msec to approximately 6 clock cycles ( $90 \mu \mathrm{~s}$ ), whilst keeping the disable period of 2 seconds.

## Over-Temperature Protection

The thermal shutdown circuitry senses the die temperature. The threshold is set at $142{ }^{\circ} \mathrm{C}$ typical with a $60^{\circ} \mathrm{C}$ hysteresis. When the die temperature rises above this threshold $\left(142{ }^{\circ} \mathrm{C}\right)$ the power MOSFET is disabled and remains disabled until the die temperature falls by $60^{\circ} \mathrm{C}$, at which point the MOSFET is re-enabled.

## Current Limit

The current limit circuit senses the current in the power MOSFET. When this current exceeds the internal threshold $\left(I_{\text {LIMIT }}\right)$, the power MOSFET is turned off for the remainder of that cycle. The leading edge blanking circuit inhibits the current limit comparator for a short time ( $\mathrm{t}_{\text {LEB }}$ ) after the power MOSFET is turned on. This leading edge blanking time has been set so that current spikes caused by capacitance and rectifier reverse recovery time will not cause premature termination of the MOSFET conduction. The LinkSwitch-II also contains a "di/dt" correction feature to minimize CC variation across the input line range.

### 6.0 V Regulator

The 6 V regulator charges the bypass capacitor connected to the BYPASS pin to 6 V by drawing a current from the voltage on the DRAIN, whenever the MOSFET is off. The BYPASS pin is the internal supply voltage node. When the MOSFET is on, the device runs off of the energy stored in the bypass capacitor. Extremely low power consumption of the internal circuitry allows the LinkSwitch-II to operate continuously from the current drawn from the DRAIN pin. A bypass capacitor value of either $1 \mu \mathrm{~F}$ or $10 \mu \mathrm{~F}$ is sufficient for both high frequency decoupling and energy storage.

## Applications Example



Figure 4. Energy Efficient USB Charger Power Supply (74\% Average Efficiency, $<30 \mathrm{~mW}$ No-load Input Power).

## Circuit Description

This circuit shown in Figure 4 is configured as a primary-side regulated flyback power supply utilizing the LNK613DG. With an average efficiency of $74 \%$ and $<30 \mathrm{~mW}$ no-load input power this design easily exceeds the most stringent current energy efficiency requirements.

## Input Filter

AC input power is rectified by diodes D1 through D4. The rectified DC is filtered by the bulk storage capacitors C1 and C2. Inductor L1, C1 and C2 form a pi ( $\pi$ ) filter, which attenuates conducted differential-mode EMI noise. This configuration along with Power Integrations transformer E-shield ${ }^{\text {™ }}$ technology allow this design to meet EMI standard EN55022 class B with good margin without requiring a $Y$ capacitor, even with the output connected to safety earth ground. Fusible resistor RF1 provides protection against catastrophic failure. This should be suitably rated (typically a wire wound type) to withstand the instantaneous dissipation while the input capacitors charge when first connected to the AC line.

## LNK 613 Primary

The LNK613DG device (U1) incorporates the power switching device, oscillator, CC/CV control engine, startup, and protection functions. The integrated 700 V MOSFET provides a large drain voltage margin in universal input AC applications, increasing reliability and also reducing the output diode voltage stress by allowing a greater transformer turns ratio. The device is completely self-powered from the BYPASS pin and decoupling capacitor C4. For the LNK61X devices, the bypass capacitor value also selects the amount of output cable voltage drop
compensation. A $1 \mu \mathrm{~F}$ value selects the standard compensation. A $10 \mu \mathrm{~F}$ value selects the enhanced compensation. Table 2 shows the amount of compensation for each device and bypass capacitor value. The LNK60x devices do not provide cable drop compensation.

The optional bias supply formed by D6 and C5 provides the operating current for U1 via resistor R4. This reduces the no-load consumption from $\sim 200 \mathrm{~mW}$ to $<30 \mathrm{~mW}$ and also increases light load efficiency.

The rectified and filtered input voltage is applied to one side of the primary winding of T1. The other side of the transformer's primary winding is driven by the integrated MOSFET in U1. The leakage inductance drain voltage spike is limited by an RCD-R clamp consisting of D5, R2, R3, and C3.

## Output Rectification

The secondary of the transformer is rectified by D7, a $1 \mathrm{~A}, 40 \mathrm{~V}$ Schottky barrier type for higher efficiency, and filtered by C7. If lower efficiency is acceptable then this can be replaced with a 1 A PN junction diode for lower cost. In this application C7 was sized to meet the required output voltage ripple specification without requiring a post LC filter. To meet battery self discharge requirement the pre-load resistor has been replaced with a series resistor and Zener network (R8 and VR1). However in designs where this is not a requirement a standard $1 \mathrm{k} \Omega$ resistor can be used.

## Output Regulation

The LNK613 regulates the output using ON/OFF control in the constant voltage (CV) regulation region of the output character-
istic and frequency control for constant current (CC) regulation. The feedback resistors (R5 and R6) were selected using standard $1 \%$ resistor values to center both the nominal output voltage and constant current regulation thresholds.

## Key Application Considerations

## Output Power Table

The data sheet maximum output power table (Table 1) represents the maximum practical continuous output power level that can be obtained under the following assumed conditions:

1. The minimum DC input voltage is 90 V or higher at 85 VAC input. The value of the input capacitance should be large enough to meet these criteria for AC input designs.
2. Secondary output of 5 V with a Schottky rectifier diode.
3. Assumed efficiency of $70 \%$.
4. Discontinuous mode operation $\left(K_{p}>1.3\right)$.
5. The part is board mounted with SOURCE pins soldered to a sufficient area of copper to keep the SOURCE pin temperature at or below $90^{\circ} \mathrm{C}$.
6. Ambient temperature of $50^{\circ} \mathrm{C}$ for open frame designs and an internal enclosure temperature of $60^{\circ} \mathrm{C}$ for adapter designs.

Note: Higher output power are achievable if an output CC tolerance $> \pm 10 \%$ is acceptable, allowing the device to be operated at a higher SOURCE pin temperature.

## Output Tolerance

LinkSwitch-II provides an overall output tolerance (including line, component variation and temperature) of $\pm 5 \%$ for the output voltage in CV operation and $\pm 10 \%$ for the output current during CC operation over a junction temperature range of $0^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ for the P/G package. For the D package (SO8) additional CC variance may occur due to stress caused by the manufacturing flow (i.e. solder-wave immersion or IR reflow). A sample power supply build is recommended to verify production tolerances for each design.

## BYPASS Pin Capacitor Selection

## For LinkSwitch-II 60x Family of Devices (without output cable voltage drop compensation)

A $1 \mu \mathrm{~F}$ BYPASS pin capacitor is recommended. The capacitor voltage rating should be greater than 7 V . The capacitor's dielectric material is not important but tolerance of capacitor should be $\leq \pm 50 \%$. The capacitor must be physically located close to the LinkSwitch-II BYPASS pin.

## For LinkSwitch-II 61x Family of Devices (with output cable voltage drop compensation)

The amount of output cable compensation can be selected with the value of the BYPASS pin capacitor. A value of $1 \mu \mathrm{~F}$ selects the standard cable compensation. A $10 \mu \mathrm{~F}$ capacitor selects the enhanced cable compensation. Table 2 shows the amount of compensation for each LinkSwitch-II device and capacitor value. The capacitor can be either ceramic or electrolytic but tolerance and temperature variation should be $\leq \pm 50 \%$.

| LinkSwitch-II Output Cable Voltage Drop Compensation |  |  |
| :--- | :---: | :---: |
| Device | BYPASS Pin <br> Capacitor Value | Output Voltage <br> Change Factor |
| LNK613 | $1 \mu \mathrm{~F}$ | 1.035 |
|  | $10 \mu \mathrm{~F}$ | 1.055 |
|  | $1 \mu \mathrm{~F}$ | 1.045 |
| LNK615 | $10 \mu \mathrm{~F}$ | 1.065 |
| LNK616 | $1 \mu \mathrm{~F}$ | 1.050 |
|  | $10 \mu \mathrm{~F}$ | 1.070 |
|  | $1 \mu \mathrm{~F}$ | 1.060 |
|  | $10 \mu \mathrm{~F}$ | 1.090 |

Table 2. Cable Compensation Change Factor vs Device and BYPASS Pin Capacitor Value.

The output voltage that is entered into PIXIs design spreadsheet is the voltage at the end of the output cable when the power supply is delivering maximum power. The output voltage at the terminals of the supply is the value measured at the end of the cable multiplied by the output voltage change factor.

## LinkSwitch-II Layout Considerations

## Circuit Board Layout

LinkSwitch-II is a highly integrated power supply solution that integrates on a single die, both, the controller and the high voltage MOSFET. The presence of high switching currents and voltages together with analog signals makes it especially important to follow good PCB design practice to ensure stable and trouble free operation of the power supply. See Figure 5 for a recommended circuit board layout for LinkSwitch-II.

When designing a printed circuit board for the LinkSwitch-II based power supply, it is important to follow the following guidelines:

## Single Point Grounding

Use a single point (Kelvin) connection at the negative terminal of the input filter capacitor for the LinkSwitch-II SOURCE pin and bias winding return. This improves surge capabilities by returning surge currents from the bias winding directly to the input filter capacitor.

## Bypass Capacitor

The BYPASS pin capacitor should be located as close as possible to the SOURCE and BYPASS pins.

## Feedback Resistors

Place the feedback resistors directly at the FEEDBACK pin of the LinkSwitch-II device. This minimizes noise coupling.

## Thermal Considerations

The copper area connected to the SOURCE pins provides the LinkSwitch-II heat sink. A good estimate is that the LinkSwitch-II will dissipate 10\% of the output power. Provide enough copper area to keep the SOURCE pin temperature below $90^{\circ} \mathrm{C}$. Higher temperatures are allowable only if an output current (CC) tolerance above $\pm 10 \%$ is acceptable. In this case a maximum SOURCE pin temperature below $110^{\circ} \mathrm{C}$ is recommended to provide margin for part to part $\mathrm{R}_{\text {DS(ON) }}$ variation.


Figure 5. PCB Layout Example Showing 5.1 W Design Using P Package.

## Secondary Loop Area

To minimize leakage inductance and EMI the area of the loop connecting the secondary winding, the output diode and the output filter capacitor should be minimized. In addition, sufficient copper area should be provided at the anode and cathode terminal of the diode for heatsinking. A larger area is preferred at the quiet cathode terminal. A large anode area can increase high frequency radiated EMI.

## Electrostatic Discharge Spark Gap

An trace is placed along the isolation barrier to form one electrode of a spark gap. The other electrode on the secondary is formed by the output return node. The spark gap directs ESD energy from the secondary back to the AC input. The trace from the AC input to the spark gap electrode should be spaced away from other traces to prevent unwanted arcing occurring and possible circuit damage.

## Drain Clamp Optimization

LinkSwitch-II senses the feedback winding on the primary side to regulate the output. The voltage that appears on the feedback winding is a reflection of the secondary winding voltage while the internal MOSFET is off. Therefore any leakage inductance induced ringing can affect output regulation. Optimizing the drain clamp to minimize the high frequency ringing will give the best regulation. Figure 6 shows the desired drain voltage waveform compared to Figure 7 with a large undershoot due to the leakage inductance induced ring. This will reduce the output voltage regulation performance. To reduce this adjust the value of the resistor in series with the clamp diode.

## Addition of a Bias Circuit for Higher Light Load Efficiency and Lower No-load Input Power Consumption.

The addition of a bias circuit can decrease the no-load input power from ~200 mW down to less than 30 mW at 230 VAC input. Light load efficiency also increases which may avoid the need to use a Schottky barrier vs PN junction output diode while still meeting average efficiency requirements.

The power supply schematic shown in Figure 4 has the bias circuit incorporated. Diode D6, C5 and R4 form the bias circuit. As the output voltage is less than 8 V , an additional transformer winding is needed, $A C$ stacked on top of the feedback winding. This provides a high enough voltage to supply the BYPASS pin even during low switching frequency operation at no-load.

In Figure 4 the additional bias winding (from pin 2 to pin 1) is stacked on top of the feedback winding (pin 4 to pin 2). Diode D6 rectifies the output and C5 is the filter capacitor. A 10 uF capacitor is recommended to hold up the bias voltage at low switching frequencies. The capacitor type is not critical but the voltage rating should be above the maximum value of $\mathrm{V}_{\text {BIAS }}$. The recommended current into the BYPASS pin is equal to IC supply current $(\sim 0.5 \mathrm{~mA})$ at the minimum bias winding voltage. The BYPASS pin current should not exceed 3 mA at the maximum bias winding voltage. The value of R4 is calculated according to $\left(\mathrm{V}_{\mathrm{BIAS}}-\mathrm{V}_{\mathrm{BP}}\right) / I_{\mathrm{S} 2}$, where $\mathrm{V}_{\text {BIAS }}\left(10 \mathrm{~V}\right.$ typ.) is the voltage across $\mathrm{C} 5, \mathrm{I}_{\mathrm{S} 2}$ ( 0.5 mA typ.) is the IC supply current and $\mathrm{V}_{\mathrm{BP}}$ ( 6.2 V typ.) is the


Figure 6. Desired Drain Voltage Waveform with Minimal Leakage Ringing Undershoot.


Figure 7. Undesirable Drain Voltage Waveform with Large Leakage Ring Undershoot.


Figure 8. LinkSwitch-II Flyback Power Supply Without Bias Supply.

BYPASS pin voltage. The parameters $I_{S 2}$ and $V_{B P}$ are provided in the parameter table of the LinkSwitch-II data sheet. Diode D6 can be any low cost diode such as FR102, 1N4148 or BAV19/20/21.

## Quick Design Checklist

As with any power supply design, all LinkSwitch-II designs should be verified on the bench to make sure that component specifications are not exceeded under worst-case conditions. The following minimum set of tests is strongly recommended:

1. Maximum drain voltage - Verify that peak $\mathrm{V}_{\mathrm{DS}}$ does not exceed 680 V at the highest input voltage and maximum output power.
2. Maximum drain current - At maximum ambient temperature, maximum input voltage and maximum output load, verify drain current waveforms at start-up for any signs of trans-
former saturation and excessive leading edge current spikes. LinkSwitch-II has a leading edge blanking time of 170 ns to prevent premature termination of the ON -cycle.
3. Thermal check - At maximum output power, both minimum and maximum input voltage and maximum ambient temperature; verify that temperature specifications are not exceeded for LinkSwitch-II, transformer, output diodes and output capacitors. Enough thermal margin should be allowed for part-to-part variation of the $\mathrm{R}_{\text {DS(ON) }}$ of LinkSwitch-II, as specified in the data sheet. To assure 10\% CC tolerance a maximum SOURCE pin temperature of $90^{\circ} \mathrm{C}$ is recommended.

## Design Tools

Up-to-date information on design tools can be found at the Power Integrations web site: www.powerint.com

| Absolute Maximum Ratings ${ }^{(1,4)}$ |
| :---: |
| DRAIN Voltage ........................................................ 0.3 V to 700 V  <br> DRAIN Peak Current: LNK603/613 ................ $320(480) \mathrm{mA}^{(4)}$ <br>  LNK604/614 ............... $400(600) \mathrm{mA}^{(4)}$ <br>  LNK605/615 .............. $504(750) \mathrm{mA}^{(4)}$ <br>  LNK606/616 .............. $654(980) \mathrm{mA}^{(4)}$ |
|  |
| Thermal Impedance |
| Thermal Impedance: P or G Package: |

## Lead Temperature ${ }^{(3)}$ <br> $.260^{\circ} \mathrm{C}$ <br> Notes: <br> 1. All voltages referenced to SOURCE, $T_{A}=25^{\circ} \mathrm{C}$. <br> 2. Duration not to exceed 2 msec . <br> 3. $1 / 16$ in. from case for 5 seconds. <br> 4. The higher peak DRAIN current is allowed while the DRAIN voltage is simultaneously less than 400 V . <br> 5. Maximum ratings specified may be applied, one at a time without causing permanent damage to the product. Exposure to Absolute Maximum ratings for extended periods of time may affect product reliability.

## Notes:

1. Measured on pin 8 (SOURCE) close to plastic interface.
2. Soldered to 0.36 sq . in. $\left.(232 \mathrm{~mm})^{2}\right), 2 \mathrm{oz}$. ( $610 \mathrm{~g} / \mathrm{m}^{2}$ ) copper clad.
3. Soldered to 1 sq . in. ( $645 \mathrm{~mm}^{2}$ ), 2 oz . ( $610 \mathrm{~g} / \mathrm{m}^{2}$ ) copper clad.



| Parameter | Symbol | Conditions SOURCE $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=0$ to $100^{\circ} \mathrm{C}$ (Unless Otherwise Specified) |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |  |
| ON-State Resistance | $\mathrm{R}_{\text {DSON }}$ | $\begin{gathered} \text { LNK6X3 } \\ \mathrm{I}_{\mathrm{D}}=50 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 24 | 28 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{J}}=100^{\circ} \mathrm{C}$ |  | 36 | 42 |  |
|  |  | $\begin{gathered} \text { LNK6X4 } \\ I_{D}=50 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 24 | 28 |  |
|  |  |  | $\mathrm{T}_{\mathrm{J}}=100^{\circ} \mathrm{C}$ |  | 36 | 42 |  |
|  |  | $\begin{gathered} \text { LNK6X5 } \\ \mathrm{I}_{\mathrm{D}}=62 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 16 | 19 |  |
|  |  |  | $\mathrm{T}_{\mathrm{J}}=100^{\circ} \mathrm{C}$ |  | 24 | 28 |  |
|  |  | $\begin{gathered} \text { LNK6X6 } \\ \mathrm{I}_{\mathrm{D}}=82 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 9.6 | 11 |  |
|  |  |  | $\mathrm{T}_{\mathrm{J}}=100^{\circ} \mathrm{C}$ |  | 14 | 17 |  |
| OFF-State Leakage | ${ }_{\text {DSs }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DS}}=560 \mathrm{~V} \text { See Figure } 20 \\ & \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C} \text { See Note } 3 \end{aligned}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{\text {oss2 }}$ | $\begin{gathered} V_{\text {DS }}=375 \mathrm{~V} \text { See Figure } 20 \\ T_{J}=50^{\circ} \mathrm{C} \end{gathered}$ |  |  | 15 |  |  |
| Breakdown Voltage | $\mathrm{BV}_{\text {DSs }}$ | $T_{J}=25^{\circ} \mathrm{C}$ <br> See Figure 20 |  | 700 |  |  | V |
| DRAIN Supply Voltage |  |  |  | 50 |  |  | V |
| Auto-Restart ON-Time | $\mathrm{t}_{\text {Ar.on }}$ | $\begin{gathered} \mathrm{t}_{\mathrm{ON}} \times \mathrm{I}_{\mathrm{FB}}=2 \mathrm{~mA}-\mu \mathrm{s}, \mathrm{f}_{\mathrm{OSC}}=12 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{FB}}=0 \\ \text { See Notes } 1,5 \end{gathered}$ |  |  | 450 |  | ms |
| Auto-Restart OFF-Time | $\mathrm{t}_{\text {AB-OfF }}$ |  |  |  | 1.2 | 2 | s |
| Open-Loop FEEDBACK Pin Current Threshold | $\mathrm{l}_{0}$ | See Note 5 |  |  | -120 |  | $\mu \mathrm{A}$ |
| Open-Loop ON-Time |  | See Note 5 |  |  | 90 |  | $\mu \mathrm{s}$ |

NOTES:

1. Auto-restart ON-time is a function of switching frequency programmed by $t_{o n} \times I_{F B}$ and minimum frequency in CC mode.
2. The current limit threshold is compensated to cancel the effect of current limit delay. As a result the output current stays constant across the input line range.
3. $I_{\text {DSs } 1}$ is the worst case OFF state leakage specification at $80 \%$ of $B V_{D S S}$ and maximum operating junction temperature. $I_{D S S 2}$ is a typical specification under worst case application conditions (rectified 265 VAC ) for no-load consumption calculations.
4. When the duty-cycle exceeds $\mathrm{DC}_{\text {MAX }}$ the LinkSwitch-II operates in on-time extension mode.
5. This parameter is derived from characterization.
6. Mechanical stress induced during the assembly may cause shift in this parameter. This shift has no impact on the ability of LinkSwitch-II to meet $\pm 10 \%$ in mass production given the design follows recommendation in AN-44 and good manufacturing practice
7. The switching frequency is programmable between 60 kHz and 85 kHz .

## Typical Performance Characteristics



Figure 9. Current Limit vs. Temperature.


Figure 11. Frequency Ratio vs. Temperature (Constant Current).


Figure 13. Feedback Voltage vs. Temperature.


Figure 10. Output Frequency vs. Temperature.


Figure 12. Frequency Ratio vs. Temperature (Inductor Current).


Figure 14. Normalized Output Current vs. Temperature.

## Typical Performance Characteristics (cont.)



Figure 15. Breakdown vs. Temperature.


Figure 17. $C_{\text {oss }}$ vs. Drain Voltage.


Figure 16. Output Characteristic.


Figure 18. Drain Capacitance Power.


1) Raise $\mathrm{V}_{\mathrm{BP}}$ voltage from 0 V to 6.2 V , down to 4.5 V , up to 6.2 V
2) Raise $V_{I N}$ until cycle skipping occurs at $V_{\text {OUT }}$ to measure $V_{\text {FBth }}$
3) Reduce $V_{\text {IN }}$ until cycle skipping stops at $V_{\text {OuT }}$ to measure $V_{\text {FBhr }}$. Cable drop compensaion factor is $v_{\text {FB }}=V_{\text {FBth }} / V_{\text {FBith }}$
4) Apply 1.5 V at $\mathrm{V}_{\mathbb{I N}}$ and measure $\mathrm{t}_{\mathrm{FB}}$ delay from start of cycle falling edge to the next falling edge

Figure 19. Test Set-up for Feedback Pin Measurements.


To measure $\mathrm{BV}_{\text {DSS }}, \mathrm{I}_{\mathrm{DSS} 1}$, and $\mathrm{I}_{\mathrm{DSS2}}$ follow these steps:

1) Close S1, open S2
2) Power-up $V_{\text {IN }}$ source ( 16 V )
3) Open S1, close S2
4) Measure I/V characteristics of Drain pin using the curve tracer

Figure 20. Test Set-up for Leakage and Breakdown Tests.


1) The transformer inductance is chosen to set the value of $t_{O N} \times I_{F B}$ to $2 \mathrm{~mA} \times \mu \mathrm{S}$ 2) $R_{o}$ is chosen to operate test circuit in the CC region
2) $V_{0}$ is measured
3) Output current is $V_{o} / R_{o}$

Figure 21. Test Set-up for Output Current Measurements.

## DIP-8C (P Package)



Notes:

1. Package dimensions conform to JEDEC specification MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP) package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are shown in parentheses.
3. Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed . 006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. The notch and/or dimple are aids in locating Pin 1. Pin 3 is omitted.
5. Minimum metal to metal spacing at the package body for the omitted lead location is .137 inch ( 3.48 mm ).
6. Lead width measured at package body.
7. Lead spacing measured with the leads constrained to be perpendicular to plane $T$.


P08C
PI-3933-101507



## Part Ordering Information



| Revision | Notes | Date |
| :---: | :--- | :---: |
| C | Final data sheet | $06 / 08$ |
| D | Auto-restart time modified PCN-09131 | $03 / 09$ |
| E | Introduced Max current limit when V DRAIN is below 400 V | $07 / 09$ |
| F | Added LNK616DG and LNK606DG. | $01 / 10$ |

## For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

## Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

## Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.
©2010, Power Integrations, Inc.

## Power Integrations Worldwide Sales Support Locations

| World Headquarters | Germany | Japan | Taiwan |
| :---: | :---: | :---: | :---: |
| 5245 Hellyer Avenue | Rueckertstrasse 3 | Kosei Dai-3 Bldg. | 5F, No. 318, Nei Hu Rd., Sec. 1 |
| San Jose, CA 95138, USA. | D-80336, Munich | 2-12-11, Shin-Yokohama, | Nei Hu Dist. |
| Main: +1-408-414-9200 | Germany | Kohoku-ku | Taipei, Taiwan 114, R.O.C. |
| Customer Service: | Phone: +49-89-5527-3910 | Yokohama-shi Kanagwan | Phone: +886-2-2659-4570 |
| Phone: +1-408-414-9665 | Fax: +49-89-5527-3920 | 222-0033 Japan | Fax: +886-2-2659-4550 |
| Fax: +1-408-414-9765 <br> e-mail: usasales@powerint.com | e-mail: eurosales@powerint.com | Phone: +81-45-471-1021 | e-mail: taiwansales@powerint.com |
|  |  | Fax: +81-45-471-3717 |  |
|  | India | e-mail: japansales@powerint.com | Europe HQ |
| China (Shanghai) | \#1, 14th Main Road |  | 1st Floor, St. James's House |
| Room 1601/1610, Tower 1 | Vasanthanagar | Korea | East Street, Farnham |
| Kerry Everbright City | Bangalore-560052 India | RM 602, 6FL | Surrey GU9 7TJ |
| No. 218 Tianmu Road West | Phone: +91-80-4113-8020 | Korea City Air Terminal B/D, 159-6 | United Kingdom |
| Shanghai, P.R.C. 200070 | Fax: +91-80-4113-8023 | Samsung-Dong, Kangnam-Gu, | Phone: +44 (0) 1252-730-141 |
| Phone: +86-21-6354-6323 | e-mail: indiasales@powerint.com | Seoul, 135-728, Korea | Fax: +44 (0) 1252-727-689 |
| Fax: +86-21-6354-6325 |  | Phone: +82-2-2016-6610 | e-mail: eurosales@powerint.com |
| e-mail: chinasales@powerint.com | Italy | Fax: +82-2-2016-6630 |  |
|  | Via De Amicis 2 | e-mail: koreasales@powerint.com | Applications Hotline |
| China (Shenzhen) | 20091 Bresso Ml |  | World Wide +1-408-414-9660 |
| Rm A, B \& C 4th Floor, Block C, | Italy | Singapore |  |
| Electronics Science and | Phone: +39-028-928-6000 | 51 Newton Road | Applications Fax |
| Technology Bldg., 2070 | Fax: +39-028-928-6009 | \#15-08/10 Goldhill Plaza | World Wide +1-408-414-9760 |
| Shennan Zhong Rd, | e-mail: eurosales@powerint.com | Singapore, 308900 |  |
| Shenzhen, Guangdong, |  | Phone: +65-6358-2160 |  |
| China, 518031 |  | Fax: +65-6358-2015 |  |
| Phone: +86-755-8379-3243 |  | e-mail: singaporesales@powerint.c |  |
| Fax: +86-755-8379-5828 |  |  |  |
| e-mail: chinasales@powerint.com |  |  |  |

