TOSHIBA MOS DIGITAL INTEGRATE CIRCUIT SILICON GATE CMOS

128M (8M \times 16 BITS) CMOS FLASH MEMORY

1. DESCRIPTION

The TC58FVM7(T/B)5B is a 134217728-bit, 3V read-only electrically erasable and programmable flash memory organized as 8388608 × 16 bits. The TC58FVM7(T/B)5B features commands for Read, Program and Erase operations to allow easy interfacing with microprocessors. The commands are based on the JEDEC standard. The Program and Erase operations are automatically executed in the chip. The TC58FVM7(T/B)5B also features a Simultaneous Read/Write operation so that data can be read during a Write or Erase operation.

2. FEATURES

- Power supply voltage $V_{DD} = 2.7V \text{ to } 3.6V$
- Operating ambient temperature $Ta = -40^{\circ}C$ to $85^{\circ}C$
- Organization
 - $8M \times 16$ Bits
 - Functions Simultaneous Read/Write Page Read Auto Program, Auto Page Program Auto Block Erase, Auto Chip Erase Fast Program Mode/Acceleration Mode Program Suspend/Resume Erase Suspend/Resume Data polling/Toggle bit Password block protection Block protection/ Boot block protection Automatic Sleep, support for hidden ROM area Common Flash memory Interface (CFI)
- Block erase architecture 8 × 8 Kbytes / 255 × 64 Kbytes
- Bank architecture
 - 8M Bits \times 16 Bank
- Boot Block architecture TC58FVM7T5B … top boot block TC58FVM7B5B … bottom boot block
- Mode control
 - Compatible with JEDEC standard commands
- Erase/Program cycles 10⁵ cycles typ
- Access Time (Random/Page)
 65ns / 25ns (CL=30pF)
 - 70ns / 30ns (CL=100pF)
- Page Length: 8 words
- Power consumption
- 10 μA (Standby)
 - 15mA (Program/Erase operation)
 - 5mA (Page Read operation)
 - 55mA (Random Read operation)
 - 11mA (Address Increment Read operation)
- Package
 - TC58FVM7(T/B)5BTG TSOP I 56-P-1420-0.50

(weight: 0.60g)

- TC58FVM7(T/B)5BXG P-TFBGA80-0810-0.80AZ (weight: 0.157g)
- Lead-Free

Lead-Free

TABLE OF CONTENTS

128M (8M × 16 BITS) CMOS FLASH MEMORY	1
1. DESCRIPTION	1
2. FEATURES	
3. ORDERING INFORMATION	
4. PIN ASSIGNMENT (TOP VIEW)	
5. BLOCK DIAGRAM	
6. MODE SELECTION	
7. ID CODE TABLE	
8. COMMAND SEQUENCES	
9. SIMULTANEOUS READ/WRITE OPERATION	
10. OPERATION MODES	
10.1. Read Mode	
10.2. ID Read Mode	
10.3. Standby Mode	
10.4. Auto-Sleep Mode	
10.5. Output Disable Mode	
10.6. Command Write	
10.7. Software Reset: Read/Reset Command	
10.8. Hardware Reset	
10.9. Comparison between Software Reset and Hardware Reset	
10.10. Auto-Program Mode	
10.11. Auto-Page Program Mode	
10.12. Fast Program Mode	
10.13. Acceleration Mode	
10.14. Program Suspend/Resume Mode	
10.15. Auto Chip Erase Mode	
10.16. Auto Block Erase/Auto Multi-Block Erase Modes	
10.17. Erase Suspend/Erase Resume Modes	
10.18. Block Protection	
10.19. Hidden ROM Area	
10.20. CFI (Common Flash memory Interface)	
10.21. HARDWARE SEQUENCE FLAGS	
11. DATA PROTECTION	
11.1. Protection against Program/Erase Caused by Low Supply Voltage	
11.2. Protection against Malfunction Caused by Glitches	
11.3. Protection against Malfunction at Power-on	
12. ABSOLUTE MAXIMUM RATINGS	
13. CAPACITANCE (TA = 25° C, F = 1 MHz)	
14. RECOMMENDED DC OPERATING CONDITIONS	
15. DC CHARACTERISTICS	
16. AC TEST CONDITIONS	
17. AC CHARACTERISTICS AND OPERATING CONDITIONS	
17.1. Read Cycle	
17.2. Block Protect	
17.3. Program and Erase characteristics	
17.4. Command Write/Program/Erase cycle	
18. TIMING DIAGRAMS	
19. FLOWCHARTS	
20. BLOCK ADDRESS TABLES	
20.1. TC58FVM7T5B (Top Boot Block) 1/9	
20.2. TC58FVM7B5B (Bottom Boot Block) 1/9	
21. BLOCK SIZE TABLE.	
21.1. TC58FVM7T5B (Top Boot Block)	
21.2. TC58FVM7B5B (Bottom Boot Block)	
22. PACKAGE DIMENSIONS	

3. ORDERING INFORMATION

TOSHIBA

<u>TC58</u>	<u>F</u> <u>V</u>	<u>M7</u>	<u>t 5</u>	<u>B</u>	<u>XG</u>	<u>65</u>	
							Speed version 65 = 65ns Package TG = TSOP XG = BGA Design rule $B = 0.13 \ \mu\text{m}$ Function/Bank size 4 = Page/Burst /8M Uniform bank 5 = Page/8M Uniform bank Boot block architecture T = Top boot block B = Bottom boot block Capacity M7 = 128Mbits Supply Voltage V = 3 V system Y = 1.8 V system Device type
							F = NOR Flash memory Toshiba CMOS E ² PROM

Ordering type	Function	Boot Block	Speed version	Package	
TC58FVM7T5BXG65		Тор		P-TFBGA80-0810-0.80AZ	
TC58FVM7B5BXG65	_	Bottom	65 ns	(Lead-free)	
TC58FVM7T5BTG65	Page	Тор	00 115	TSOP156-P-1420-0.50	
TC58FVM7B5BTG65		Bottom		(Lead-free)	

4. PIN ASSIGNMENT (TOP VIEW)

TC58FVM7T5BTG / TC58FVM7B5BTG

_		
N.C	10	56 🗅 N.C
A22 🗆	2	55 Þ N.C
A15 🗆	3	54 Þ A16
A14 🗆	4	53 Þ N.C
A13 🗆		52 🗅 Vss
A12 🗆	6	51 뉟 DQ15
A11 🗆	7	50 뉟 DQ7
A10 🗆		49 Þ DQ14
A9 🗆		48 Þ DQ6
A8 🗆		47 뉟 DQ13
A19 🗆		46 Þ DQ5
A20 🗆		45 Þ DQ12
		44 Þ DQ4
RESET D		43 Þ Vod
A21 🗆		42 Þ DQ11
WP/ACC		41 뉟 DQ3
RY/BY 🗆		40 🗅 DQ10
A18 🗆		39 🗅 DQ2
A17 🗆		38 🗅 DQ9
A7 🗆		37 🗅 DQ1
A6 🗆		36 🗆 DQ8
A5 🗆		35 🗅 <u>DQ</u> 0
A4 🗆		34 🗅 OE
A3 🗆		33 🗅 <u>Vss</u>
A2 🗆		32 🗅 CE
A1 🗆		31 🗅 A0
N.C 🗆		30 🗅 N.C
N.C ป	28	29 🗅 N.C


PIN NAME

A0~A22	Address Input
DQ0~DQ15	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
RY/BY	Ready/Busy Output
RESET	Hardware Reset Input
WP/ACC	Write Protect/ Program Acceleration Input
V _{DD}	Power Supply
V _{SS}	Ground
N.C	No Connection

TC58FVM7T5BXG / TC58FVM7B5BXG

_		2	3	4	5	6	7	8
А	NC	NC					NC	NC
В	NC	NC					NC	NC
С	NC	A3	A7	RY/\overline{BY}	WE	A9	A13	NC
D	NC	A4	A17	WP/ACC	RESET	A8	A12	A22
Е	NC	A2	A6	A18	A21	A10	A14	NC
F	NC	A1	A5	A20	A19	A11	A15	NC
G	NC	A0	DQ0	DQ2	DQ5	DQ7	A16	NC
н	NC	CE	DQ8	DQ10	DQ12	DQ14	NC	NC
J	NC	ŌĒ	DQ9	DQ11	V _{DD}	DQ13	DQ15	NC
к	NC	V _{SS}	DQ1	DQ3	DQ4	DQ6	V _{SS}	NC
L	NC	NC					NC	NC
М	NC	NC					NC	NC

5. BLOCK DIAGRAM



6. MODE SELECTION

MODE	CE	ŌĒ	\overline{WE}	A9	A6	A1	A0	RESET	WP/ACC	DQ0~DQ15
Read/Page Read	L	L	Н	A9	A6	A1	A0	Н	*	D _{OUT}
ID Read (Manufacturer Code)	L	L	н	V_{ID}	L	L	L	Н	*	Code
ID Read (Device Code)	L	L	Н	V_{ID}	L	L	Н	Н	*	Code
Standby	н	*	*	*	*	*	*	Н	*	High-Z
Output Disable	*	Н	Н	*	*	*	*	*	*	High-Z
Write	L	н	(1) ጌ	A9	A6	A1	A0	Н	*	D _{IN}
Block Protect 1	L	VID	(1) 7	VID	L	Н	L	Н	*	*
Block Protect 2	L	Н	Н	*	L	Н	L	V _{ID}	*	*
Verify Block Protect	L	L	Н	V_{ID}	L	Н	L	н	*	Code
Temporary Block Unprotect	*	*	*	*	*	*	*	V _{ID}	*	*
Hardware Reset/Standby	*	*	*	*	*	*	*	L	*	High-Z
Boot Block Protect	*	*	*	*	*	*	*	*	L	*

Notes: $* = V_{IH}$ or V_{IL} , $L = V_{IL}$, $H = V_{IH}$ (1) Pulse input

7. ID CODE TABLE

COD	E TYPE	A22~A12	A6	A1	A0	CODE (HEX)
Manufacturer Code		х	L	L	L	0098h
Davias Cada	TC58FVM7T5B	х	L	L	Н	001Bh
Device Code	TC58FVM7B5B	х	L	L	Н	001Dh
Verify Block Protect	вА ⁽¹⁾	L	Н	L	Data ⁽²⁾	

Notes : X: V_{IH} or V_{IL}

L: V_{IL} H: V_{IH}

(1) BA: Block Address

(2) 0001h-Protected Block

0000h- Unprotected Block

8. COMMAND SEQUENCES

COMMAND	BUS WRITE	FIRST E WRITE C		SECON WRITE		THIRD WRITE (FOURT WRITE		FIFTH WRITE		-	TH BUS E CYCLE
SEQUENCE	CYCLES REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXh	F0h										
Read/Reset	3	555h	AAh	2AAh	55h	555h	F0h	RA ⁽¹⁾	RD ⁽²⁾				
ID Read	3	555h	AAh	2AAh	55h	BK ⁽³⁾ + 555h	90h	1A ⁽⁴⁾	ID ⁽⁵⁾				
Auto Program	4	555h	AAh	2AAh	55h	555h	A0h	PA ⁽⁶⁾	PD ⁽⁷⁾				
Auto Page Program	11	555h	AAh	2AAh	55h	555h	E6h	PA ⁽⁶⁾	PD ⁽⁷⁾	PA ⁽⁶⁾	PD ⁽⁷⁾	PA ⁽⁶⁾	PD ⁽⁷⁾
Program Suspend	1	вк ⁽³⁾	B0h										
Program Resume	1	вк ⁽³⁾	30h										
Auto Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Auto Block Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	BA ⁽⁸⁾	30h
Block Erase Suspend	1	вк ⁽³⁾	B0h										
Block Erase Resume	1	вк ⁽³⁾	30h										
Fast Program Set	3	555h	AAh	2AAh	55h	555h	20h						
Fast Program	2	XXXh	A0h	PA ⁽⁶⁾	PD ⁽⁷⁾								
Fast Program Reset	2	XXXh	90h	XXXh	F0h ⁽⁹⁾								
Block Protect 2 ⁽¹⁰⁾	3	XXXh	60h	BPA ⁽¹¹⁾	60h	XXXh	40h	BPA ⁽¹¹⁾	BPD ⁽¹²⁾				
Hidden ROM Mode Entry	3	555h	AAh	2AAh	55h	555h	88h						
Hidden ROM Program	4	555h	AAh	2AAh	55h	555h	A0h	PA ⁽⁶⁾	PD ⁽⁷⁾				
Hidden ROM Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	ва ⁽⁸⁾	30h
Hidden ROM Protect	5	555h	AAh	2AAh	55h	555h	60h	XX1Ah	68h	XX1Ah	48h	RA ⁽¹⁾	RD ⁽²⁾
Hidden ROM Exit	4	555h	AAh	2AAh	55h	555h	90h	XXXh	00h				
CFI	1	BK ⁽³⁾ + 55h	98h	CA ⁽¹³⁾	CD ⁽¹⁴⁾								

Notes: The system should generate the following address patterns: (7) PD: 555h or 2AAh on address pins A10~A0. DQ8~DQ15 are ignored.

(4) IA: Bank Address and ID Read Address (A6,A1,A0)

Program Data Input

Input continuous 8 address from (A0, A1, A2) = (0, 0, 0) to (A0, A1, A2) = (1, 1, 1) in Page program.

Block Address = A22~A12 (8) BA:

(9) F0h: 00h is valid too.

(10) Input VID to RESET

(11) BPA: Block Address and ID Read Address (A6,A1,A0) Block Address = A22~A12

- (14) CD: CFI Data Output
- (6) PA: Program Address Input Input continuous 8 addresses from

Bank Address = A22~A19

Device Code = (0,0,1)

Manufacturer Code = (0,0,0)

- (A0, A1, A2) = (0, 0, 0) to (A0, A1, A2)
- = (1, 1, 1) in Page program.

X: VIH or VIL (0h-Fh)

(2) RD:Read Data Output

(5) ID: ID Code Output

(3) BK: Bank Address = A22~A19

(1) RA: Read Address

: Read Operations

- ID Read Address = (0,1,0)(12) BPD: Verify data Output
- (13) CA: CFI Address

8. COMMAND SEQUENCES(continue)

COMMAND	BUS WRITE	FIRST WRITE		SECON WRITE		THIRE WRITE			TH BUS CYCLE	FIFT I WRITE			TH BUS E CYCLE	-	TH BUS CYCLE
SEQUENCE	CYCLES REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
		555h	AAh	2AAh	55h	555h	38h	XX0h	PD0 ⁽¹⁾						
Password	4	555h	AAh	2AAh	55h	555h	38h	XX1h	PD1 ⁽¹⁾						
Program	4	555h	AAh	2AAh	55h	555h	38h	XX2h	PD2 ⁽¹⁾						
		555h	AAh	2AAh	55h	555h	38h	XX3h	PD3 ⁽¹⁾						
Password Unlock	7	555h	AAh	2AAh	55h	555h	28h	XX0h	PD0 ⁽¹⁾	XX1h	PD1 ⁽¹⁾	XX2h	PD2 ⁽¹⁾	XX3h	PD3 ⁽¹⁾
Password Verify	3	555h	AAh	2AAh	55h	555h	C8h	PWA ⁽²⁾	PWD ⁽³⁾						
Password Protection Mode Lock	5	555h	AAh	2AAh	55h	555h	60h	X0Ah	68h	X0Ah	48h	XXh	PD(0) ⁽⁴⁾		
Non-Password Protection Mode Lock	5	555h	AAh	2AAh	55h	555h	60h	X12h	68h	X12h	48h	XXh	PD(0) ⁽⁴⁾		
PPB Set	5	555h	AAh	2AAh	55h	555h	60h	BA ⁽⁵⁾ + XX02h	68h	BA ⁽⁵⁾ + XX02h	48h	XXh	PD(0) ⁽⁴⁾		
ALL PPB Clear	5	555h	AAh	2AAh	55h	555h	60h	XX02h	60h	BA ⁽⁵⁾ + XX02h	40h	XXh	PD(0) ⁽⁴⁾		
Verify Block Protect	3	555h	AAh	2AAh	55h	BA ⁽⁵⁾ + 555h	90h	BA ⁽⁵⁾ + XX02h	PD(0) ⁽⁴⁾						
PPB Lock Set	3	555h	AAh	2AAh	55h	555h	78h								
PPB Lock Verify	3	555h	AAh	2AAh	55h	555h	58h	ва ⁽⁵⁾	PD(1) ⁽⁴⁾						
DPB Set	4	555h	AAh	2AAh	55h	555h	48h	BA ⁽⁵⁾	X1h						
DPB Clear	4	555h	AAh	2AAh	55h	555h	48h	BA ⁽⁵⁾	X0h						
DPB Verify	3	555h	AAh	2AAh	55h	555h	58h	BA ⁽⁵⁾	PD(0) ⁽⁴⁾						

Notes: The system should generate the following address patterns:

555h or 2AAh on address pins A10~A0.

DQ8~DQ15 are ignored.

- X : VIH or VIL (0h-Fh)
- (1) PD0 : 1st Password (Data of 1-16bit) PD1 : 2nd Password (Data of 17-32bit) PD2 : 3rd Password (Data of 33-48bit)
 - PD3 : 4th Password (Data of 49-64bit)
- (2) PWA: Password Address Input
- (3) PWD: Password Data Output
- (4) PD(0): Data (1: Set/ 0: Reset) on DQ0.PD(1): Data (1: Set/ 0: Reset) on DQ1.
- (5) BA: Block Address = $A22 \sim A12$

: Read Operations

9. SIMULTANEOUS READ/WRITE OPERATION

The TC58FVM7(T/B)5B features a Simultaneous Read/Write operation. The Simultaneous Read/Write operation enables the device to simultaneously write data to or erase data from a bank while reading data from another bank.

The TC58FVM7(T/B)5B has a total of sixteen banks (8Mbits x 16 Banks). Banks can be switched by using the bank addresses (A22~A19). For a description of bank blocks and addresses, please refer to the Block Address Table and Block Size Table.

The Simultaneous Read/Write operation cannot perform multiple operations within a single bank. The table below shows the operation modes in which simultaneous operation can be performed.

Note that during Auto-Program execution or Auto Block Erase operation, the Simultaneous Read/Write operation cannot read data from addresses in the same bank which have not been selected for operation. Data from these addresses can be read using the Program Suspend or Erase Suspend function, however.

In order to perform simultaneous operation during automatic operation execution, when changing a bank, it is necessary to set $\overline{\text{OE}}$ to V_{IH}.

SIMULTANEOUS READ/WRITE OPERATION

STATUS OF BANK ON WHICH OPERATION IS BEING PERFORMED	STATUS OF OTHER BANKS		
Read Mode			
ID Read Mode ⁽¹⁾			
Auto-Program Mode			
Auto-Page Program Mode			
Fast Program Mode ⁽²⁾			
Program Suspend Mode	Read Mode		
Auto Block Erase Mode			
Auto Multiple Block Erase Mode ⁽³⁾			
Erase Suspend Mode			
Program during Erase Suspend			
Program Suspend during Erase Suspend			
CFI Mode			

(1) Only Command Mode is valid.

(2) Excluding times when Acceleration Mode is in use.

(3) If the selected blocks are spread across all sixteen banks, simultaneous operation cannot be carried out.

Downloaded from <u>Elcodis.com</u> electronic components distributor

10. OPERATION MODES

In addition to the Read, Write and Erase Modes, the TC58FVM7(T/B)5B features many functions including block protection and data polling. When incorporating the device into a design, please refer to the timing charts and flowcharts in combination with the descriptions below.

10.1. Read Mode

To read data from the memory cell array, set the device to Read Mode.

The device is automatically set to Read Mode immediately after power-on or on completion of an automatic operation. The Software Reset Command releases The ID Read Mode, releases the lock state when an automatic operation ends abnormally, and sets the device to Read Mode. Hardware Reset terminates operation of the device and resets it to Read Mode. When reading data without changing the address immediately after power-on, the host should input Hardware Reset or change \overline{CE} from H to L.

10.2. ID Read Mode

ID Read Mode is used to read the device maker code and device code. The mode is useful in that it allows EPROM programmers to identify the device type automatically.

Access time in ID Read Mode is the same as that in Read Mode. For a list of the codes, please refer to the ID Code Table. ID read can be executed in two ways, as follows:

(1) Applying VID to A9

Mainly EPROM programmers use this method. Applying V_{ID} to A9 sets the device to ID Read Mode, outputting the maker code from address 00h and the device code from address 01h. Releasing V_{ID} from A9 returns the device to Read Mode. With this method, all banks are set to ID Read Mode; thus, simultaneous operation cannot be performed.

(2) Input command sequence

With this method simultaneous operation can be performed. Inputting an ID Read command sets the specified bank to ID Read Mode. Banks are specified by inputting the bank address (BK) in the third Bus Write cycle of the Command cycle. To read an ID code, the bank address as well as the ID read address must be specified (with $\overline{WP}/ACC = V_{IH} \text{ or } V_{IL}$). The maker code is output from address BK + 00; the device code is output from address BK + 01. From other banks, data is output from the memory cells. Inputting a Reset command releases ID Read Mode and returns the device to Read Mode.

10.3. Standby Mode

TC58FVM7(T/B)5B has two ways to put the device into Standby Mode. In Standby Mode, DQ is put into the High-Impedance state.

(1) Control using \overline{CE} and \overline{RESET}

With the device in Read Mode, input $V_{DD} \pm 0.3$ V to \overline{CE} and \overline{RESET} . The device will enter Standby Mode and the current will be reduced to the standby current (I_{DDS1}). However, if the device is in the process of performing simultaneous operation, the device will not enter Standby Mode but will instead cause the operating current to flow.

(2) Control using $\overline{\text{RESET}}$ only

With the device in Read Mode, input $V_{SS} \pm 0.3 V$ to \overline{RESET} . The device will enter Standby Mode and the current will be reduced to the standby current (IDDS1). Even if the device is in the process of performing simultaneous operation, this method will terminate the current operation and set the device to Standby Mode. This is a hardware reset and is described later.

10.4. Auto-Sleep Mode

This function suppresses power dissipation during reading. If the address input does not change for 150 ns, the device will automatically enter Sleep Mode and the current will be reduced to the standby current (IDDS2). However, if the device is in the process of performing simultaneous operation, the device will not enter Standby Mode but will instead cause the operating current to flow. Because the output data is latched, data is output in Sleep Mode. When the address is changed, Sleep Mode is automatically released, and data from the new address is output.

10.5. Output Disable Mode

Inputting V_{IH} to $\ \overline{OE}$ disables output from the device and sets DQ to High-Impedance.

10.6. Command Write

The TC58FVM7(T/B)5B uses the standard JEDEC control commands for a single-power supply E²PROM. A Command of Write is executed by inputting the address and data into the Command Register. The command is written by inputting a pulse to \overline{WE} with $\overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ (\overline{WE} control). The command can also be written by inputting a pulse to \overline{CE} with $\overline{WE} = V_{IL}$ (\overline{CE} control). The address is latched on the falling edge of either \overline{WE} or \overline{CE} . The data is latched on the rising edge of either \overline{WE} or \overline{CE} . DQ0~DQ7 are valid for data input and DQ8~DQ15 are ignored.

To abort input of the command sequence uses the Reset command. The device will reset the Command Register and enter Read Mode. If an undefined command is input, the Command Register will be reset and the device will enter Read Mode.

10.7. Software Reset: Read/Reset Command

Initiate the software reset by inputting a Read/Reset command. The software reset returns the device from ID Read Mode or CFI Mode to Read Mode, releases the lock state if automatic operation has ended abnormally, and clears the Command Register.

10.8. Hardware Reset

A hardware reset initializes the device and sets it to Read Mode. When a pulse is input to $\overline{\text{RESET}}$ for t_{RP}, the device abandons the operation which is in progress and enters the Read Mode after t_{READY}. Note that if a hardware reset is applied during data overwriting, such as a Write or Erase operation, data at the address or block being written to at the time of the reset will become undefined.

After a hardware reset, the device enters Read Mode if $\overline{RESET} = V_{IH}$ or Standby Mode if $\overline{RESET} = V_{IL}$. The DQ pins are High-Impedance when $\overline{RESET} = V_{IL}$. After the device has entered Read Mode, Read operations and input of any command are allowed.

10.9. Comparison between Software Reset and Hardware Reset

ACTION	SOFTWARE RESET	HARDWARE RESET
Releases ID Read Mode or CFI Mode.	True	True
Clears the Command Register.	True	True
Releases the lock state if automatic operation has ended abnormally.	True	True
Stops any automatic operation which is in progress.	False	True
Stops any operation other than the above and returns the device to Read Mode.	False	True

10.10. Auto-Program Mode

The TC58FVM7(T/B)5B can be programmed in word units. Auto-Program Mode is set using the Program command. The program address and program data is latched in the fourth Bus Write cycle. Auto programming starts on the rising edge of the $\overline{\text{WE}}$ signal in the fourth Bus Write cycle. The Program and Program Verify commands are automatically executed by the chip. The device status during programming is indicated by the Hardware Sequence flag. To read the Hardware Sequence flag, specify the address to which the Write is being performed.

During Auto Program execution, a command sequence for the bank on which execution is being performed cannot be accepted. To terminate execution, use a hardware reset. Note that if the Auto-Program operation is terminated in this manner, the data written so far is invalid.

Any attempt to program a protected block is ignored. In this case, the device enters Read Mode $3 \mu s$ after a latch of program data in the fourth Bus Write cycle.

If an Auto-Program operation fails, the device remains in the programming state and does not automatically return to Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware reset is required to return the device to Read Mode after a failure. If a programming operation fails, the device should not be used. To build a more reliable system, the host processor should take measures to prevent subsequent use of failed blocks.

The device allows 0s to be programmed into memory cells which contain a 1. 1s cannot be programmed into cells which contain 0s. If this is attempted, execution of Auto Program will fail. This is a user error, not a device error. A cell containing 0 must be erased in order to set it to 1.

10.11. Auto-Page Program Mode

Auto-Page Program is a function which enables simultaneously Programming or 8words of data.

In this mode, the Programming time for 128M bit is less than 60% compared with the Auto program mode. In word mode, input the page program command during first bus write cycle to third bus writes cycle. Input program data and address of (A0, A1, A2) = (0, 0, 0) in the forth bus write cycle. Input increment address and program data during the fifth bus write cycle to the eleventh bus write cycle. After input of the eleventh bus write cycle, page program operation starts.

10.12. Fast Program Mode

Fast Program is a function which enables execution of the command sequence for the Auto Program to be completed in two cycles. In this mode the first two cycles of the command sequence, which normally requires four cycles, are omitted. Writing is performed in the remaining two cycles. To execute Fast Program, input the Fast Program command. Writes in this mode uses the Fast Program command but operation is the same at that for ordinary Auto-Program. The status of the device is indicated by the Hardware Sequence flag and read operations can be performed as usual. To exit this mode, the Fast Program Reset command must be input. When the command is input, the device will return to Read Mode.

10.13. Acceleration Mode

The TC58FVM7(T/B)5B features an Acceleration Mode that allows write time to be reduced. Applying V_{ACC} pin to \overline{WP} /ACC automatically sets the device to Acceleration Mode. In Acceleration Mode, Block Protect Mode changes to Temporary Block Unprotect Mode. Write Mode changes to Fast Program Mode. Modes are switched by the \overline{WP} /ACC signal; thus, there is no need for a Temporary Block Unprotect operation or to set or reset Fast Program Mode. Operation of Write is the same as in Auto-Program Mode. Removing V_{ACC} from \overline{WP} /ACC terminates Acceleration Mode.

This function can perform only Auto Program Mode and Auto Page Program Mode. ID Read or other commands cannot be done.

10.14. Program Suspend/Resume Mode

Program Suspend is used to enable Data Read by suspending the Write operation. The device accepts a Program Suspend command in Write Mode (including Write operations performed during Erase Suspend) but ignores the command in other modes. When the command is input, the address of the bank on which Write is being performed must be specified. In Program Suspend Mode, it is invalid except a Read command, a ID Read command, a CFI command, and a Resume command. After input of the command, the device will enter Program Suspend Read Mode after t_{SUSP}.

During Program Suspend, Cell Data Read, ID Read and CFI Data Read can be performed. When Data Write is suspended, the address to which Write was being performed becomes undefined. ID Read and CFI Data Read are the same as usual.

After completion of Program Suspend, input a Program Resume command to return to Write Mode. When inputting the command, specify the address of the bank on which Write is being performed. If the ID Read or CFI Data Read function is being used, abort the function before inputting the Resume command. On receiving the Resume command, the device returns to Write Mode and resumes outputting the Hardware Sequence flag for the bank to which data is being written.

Program Suspend can be run in Fast Program Mode or Acceleration Mode. However, note that when running Program Suspend in Acceleration Mode, VACC must not be released.

10.15. Auto Chip Erase Mode

The Auto Chip Erase Mode is set using the Chip Erase command. An Auto Chip Erase operation starts on the latch of the command in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the Hardware Sequence flag.

Command input is ignored during an Auto Chip Erase. A hardware reset can interrupt an Auto Chip Erase operation. If an Auto Chip Erase operation is interrupted, it cannot be completed correctly. Hence, an additional Erase operation must be performed.

Any attempt to erase a protected block is ignored. If all blocks are protected, the Auto Erase operation will not be executed and the device will enter Read mode $400 \ \mu s$ after the latch of command in the sixth bus cycle.

If an Auto Chip Erase operation fails, the device will remain in the erasing state and will not return to the Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware reset is required to return the device to Read Mode after a failure.

In this case, it cannot be ascertained which block the failure occurred in. Either abandon use of the device altogether, or perform a Block Erase on each block, identify the failed blocks, and stop using them. To build a more reliable system, the host processor should take measures to prevent subsequent use of failed blocks

10.16. Auto Block Erase/Auto Multi-Block Erase Modes

The Auto Block Erase Mode and Auto Multi-Block Erase Mode are set using the Block Erase command. The block address is latched in the sixth bus cycle. The auto block erase starts as soon as the Erase Hold Time (t_{BEH}) has elapsed after the latch of the command. When multiple blocks are erased, the sixth Bus Write cycle is repeated with each block address and Auto Block Erase command being input within the Erase Hold Time (this constitutes an Auto Multi-Block Erase operation). If a command other than an Auto Block Erase command or Erase Suspend command is input during the Erase Hold Time, the device will reset the Command Register and enter Read Mode. The Erase Hold Time restarts on each successive command latch. Once operation starts, all memory cells in the selected block are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the setting of the Hardware Sequence flag. When the Hardware Sequence flag is read, the addresses of the blocks on which auto-erase operation is being performed must be specified. If the selected blocks are spread across all 16 banks, simultaneous operation cannot be carried out.

All commands (except Erase Suspend) are ignored during an Auto Block Erase or Auto Multi-Block Erase operation. Either operation can be aborted using a Hardware Reset. If an auto-erase operation is interrupted, it cannot be completed correctly; therefore, a further erase operation is necessary to complete the erasing.

Any attempt to erase a protected block is ignored. If all the selected blocks are protected, the auto-erase operation is not executed and the device returns to Read Mode $400 \,\mu s$ after the latch of command in the last bus cycle.

If an auto-erase operation fails, the device remains in the Erasing state and does not return to Read Mode. The device status is indicated by the Hardware Sequence flag. After a failure, either a Reset command or a Hardware Reset is required to return the device to Read Mode. If multiple blocks are selected, it will not be possible to ascertain the block in which the failure occurred. In this case either abandon use of the device altogether, or perform a Block Erase on each block, identify the failed blocks, and stop using them. To build a more reliable system, the host processor should take measures to prevent subsequent use of failed blocks.

10.17. Erase Suspend/Erase Resume Modes

Erase Suspend Mode suspends Auto Block Erase and reads data from or writes data to an unselected block. The Erase Suspend command is allowed during an auto block erase operation but is ignored in all other oreration modes. When the command is input, the address of the bank on which Erase is being performed must be specified.

In Erase Suspend Mode, it is invalid except a Read command, a ID Read command, a CFI command, a Program command, and a Resume command. If an Erase Suspend command is input during an Auto Block Erase, the device will enter Erase Suspend Read Mode after t_{SUSE} . The device status (Erase Suspend Read Mode) can be verified by checking the Hardware Sequence flag. If data is read consecutively from the block selected for Auto Block Erase, the DQ2 output will toggle and the DQ6 output will stop toggling and RY/\overline{BY} will be set to High-Impedance.

Inputting a Write command during an Erase Suspend enables a Write to be performed to a block which has not been selected for the Auto Block Erase. Data is written in the usual manner.

To resume the Auto Block Erase, input an Erase Resume command. On input of the command, the address of the bank on which the Write was being performed must be specified. On receiving an Erase Resume command, the device returns to the state it was in when the Erase Suspend command was input. If an Erase Suspend command is input during the Erase Hold Time, the device will return to the state it was in at the start of the Erase Hold Time. At this time more blocks can be specified for erasing. If an Erase Resume command is input during an Auto Block Erase, Erase resumes. At this time toggle output of DQ6 resumes and 0 is output on RY/\overline{BY} .

10.18. Block Protection

TC58FVM7(T/B)5B has Block Protection that is a function for disabling writing and erasing specific blocks. Block Protection features several level of Block Protection.

(1) Write Protect (WP/ACC pin) [Hardware Protection]

The TC58FVM7(T/B)5B has Hardware Block protection feature by $\overline{WP}/ACC = V_{IL}$. The TC58FVM7T5B protects BA261 and BA262 with $\overline{WP}/ACC = V_{IL}$. TC58FVM7B5B protects BA0 and BA1 with $\overline{WP}/ACC = V_{IL}$. This mode is released with $\overline{WP}/ACC = V_{IH}$. When the device is programming operation or erasing operation, \overline{WP}/ACC pin has to fix to V_{IH} or V_{IL}.

(2) Block protection 1 Persistent Protection Bit (PPB) [VID Protection]

Specify a device block address and make the following signal settings $A9=\overline{OE}=V_{ID}$, $A1=V_{IH}$ and $\overline{CE}=A0=A6=V_{IL}$. Now when a pulse is input to \overline{WE} for tPPLH, the device will start to write to the block protection circuit. Block protection can be verified using the Verify Block Protect command. Inputting V_{IL} on \overline{OE} sets the device to Verify Mode. 01h is output if the block is protected and 00h is output if the block is unprotected. If block protection was unsuccessful, the operation must be repeated. Releasing V_{ID} from A9 and \overline{OE} terminates this mode.

When the device state is Password Protection Mode, the hosts have to execute the Password Unlock command before performing this protection command.

(3) Block protection 2 Persistent Protection Bit (PPB) [VID Protection]

Inputting the Block Protect 2 command with $\overline{\text{RESET}} = V_{\text{ID}}$ also performs block protection. The first cycle of the command sequence is the Set-up command. In the second cycle, the Block Protect command is input, in which a block address and A1 = VIH and A0 = A6 = VIL are input. Now the device writes to the block protection circuit. There is a wait of tPPLH until this write is completed; however, no intervention is necessary during this time. In the third cycle the Verify Block Protect command is input. This command verifies the write to the block protection circuit. Read is performed in the fourth cycle. If the protection operation is complete, 01h is output. If a value other than 01h is output, block protection is not complete and the Block Protect command must be input again. Removing the V_{ID} input from $\overline{\text{RESET}}$, exits this mode.

When the device state is Password Protection Mode, the hosts have to execute the Password Unlock command before performing this protection command.

(4) Block Protection 3 Persistent Protection Bit(PPB) [Software Protection]

This feature is the block protection without VID. By using Persistent Protection Bit, protection can be set to each block. The PPBs retains the state across power cycle. Each PPB can be individually modifiable through the PPB Set command. All PPB can be cleared by the PPB Clear Command at a time. The PPB Verify command to the device can check the PPB status.

The 5th and 6th write bus cycle of the PPB Set are PPB Verify cycle. When completely finish the PPB Set, the device outputs '1' on DQ0 at the sixth bus write cycle. When device outputs '0' on DQ0, the PPB Set is not complete, then the hosts must retry from fourth bus write cycle. Similarly, when completely finish the PPB Clear, the device outputs '0' on DQ0 at the sixth bus write cycle. When the device outputs '1' on DQ1, the PPB Clear is not complete, then the hosts must retry from fourth bus write cycle.

When PPB is locked by the PPB Lock Set command, PPB is disabled for PPB Set and PPB Clear Operation. The PPB Lock Verify command can check the PPB Lock status on the DQ1 ('1' is Set state and '0' is Clear state). Behaviors of PPB Lock differ between password protection mode and non-password protection mode.

At the time of the finishing PPB Set, PPB Clear, PPB Lock Set and PPB Lock Verify, the hosts have to inputting the Hidden ROM Exit command.


At the time of shipment, the PPBs and PPB Lock are settled to "0".

(5) Block Protection 4 Dynamic Protection Bit (DPB) [Software Protection]

This feature is the block protection without V_{ID}. By using Dynamic Protection Bit, protection can be set to each block. After power-up or hardware reset cycle, all DPB are settled to "0" as clear. Each DPB can be individually modifiable through the DPB Set command and DPP Clear command.

The Writing of the DPB Verify command to the device can check the Set or Clear of the DPB status. When completely finish the DPB Set, device will be outputting '1' on DQ0 at the fourth bus write cycle in the DPB verify. When Device is outputting '0' on DQ0, the DPB Set is not complete, then the hosts must retry from the DPB set command. Similarly, when completely finish the DPB Clear, the device will be outputting '0' on DQ0 at the fourth bus write cycle in the DPB verify. When the DPB clear, the device will be outputting '0' on DQ0 at the fourth bus write cycle in the DPB verify. When the device is outputting '1' on DQ0, the DPB Clear is not complete, then the user must retry from the DPB clear command. At the time of the finishing DPB Set, DPB Clear, and DPB Verify, the hosts have to inputting the Hidden ROM Exit command.

10.18.1 Relationship of the Each Block Protection



* A program of one of PPB and the DPB protects an object block.

	<u>10.18.2.</u>	Block	Protection	Matrix
--	-----------------	-------	------------	--------

Hardware Protection		Software Protection		Block Protect Status		
WP/ACC	RESET	PPB	DPB	Two Boot Block	Other Block	
		Clear	Clear		Unprotected	
LH	Н	Set	Х	Protected	Protected	
		Х	Set	FIOLECIEU	TIOLECLEU	
	VID	Х	Х		Unprotected	
		Clear	Clear	Unprotected	Unprotected	
н	Н	Set	Х	Protected	Protected	
		Х	Set	FIDIECIEU	FIDIECIEU	
	VID	Х	Х	Unprotected	Unprotected	

Notes X: H or L, Set state or Clear state

10.18.3. Non-Password Protection Mode and Password Protection Mode

At Block Protection 3, there are two Protection Mode of Non-Password Protection Mode and Password Protection Mode. Operation of a PPB lock differs in each mode. The hosts need to choose either Non-Password Protection Mode or Password Protection Mode before using of this device.

Non-Password Protection Mode Lock Command sets the device to Non-Password Protection Mode. Password Protection Mode Lock Command sets the device to Password Protection Mode. The respective program command can be executed only once, and Mode Lock Erase is impossible. At the shipment, the Non-Password Protection Mode and the Password Protection Mode aren't set state. In the case of using Non-Password Protection Mode, the hosts have to execute a Non-Password Protection Mode Lock in order to prevent the device from being changed to Password Protection Mode. In the case of using Password Protection Mode, the hosts have to execute a Password Protection Mode Lock. Once a Protection Mode is set, it is not eternally changeable.

After latching the fourth bus write cycle command of "68h", the hosts have to wait 100us. The 5th and 6th write bus cycles are Protection Mode Verify command. When the Protection Mode Lock (Set) is completely finished, the device will output '1' on DQ0 at the sixth bus write cycle. When the device is outputting '0' on DQ0, the Protection Mode Lock (Set) is not complete, then the hosts must retry from fourth bus write cycle.

When the Protection Mode Lock (Set) is finished, the hosts have to execute the Hidden ROM Exit command.

Non-Password Protection Mode Lock	Password Protection Mode Lock	Device Status
0	0	Non-Password Protection Mode (At Shipment)
Programmed ("1")	0	Non-Password Protection Mode
0	Programmed ("1")	Password Protection Mode
Programmed ("1")	Programmed ("1")	Inhibit

10.18.4. PPB Lock in Non-Password Protection Mode and Password Protection Mode

In the case of Non-Password Protection Mode, the PPB Lock is cleared by power-up cycle and Hardware Reset. When PPB Lock is set, the PPBs are disabled for modification by Block Protection 3. After Power-up cycle and Hardware Reset again, PPB Lock becomes '0' as clear. In Non-Password Protection Mode, Password Unlock command is ignored.

In the case of Password Protection Mode, the PPB Lock is set by power-up cycle and Hardware Reset. Once Password Protection Mode is set, PPB is disabled for modification by PPB Set and Clear without the Password Unlock command. The state of PPB Lock doesn't differ before and after Password Protection Mode Lock Command. PPB Lock is set again by power-up cycle, Hardware Reset, or PPB lock Set. In Password Protection Mode, Password Protection Mode, it is necessary to program a 64-bit password to this device before performing a password protection mode lock command. After Password program command, the user has to check by Password Verify command whether the desired Password is certainly programmed. Once Password Protection Mode was set, the user cannot check the Password. At modifying PPB, the user has to use the Password Unlock command with a 64-bit password. Please set a Password certainly.

PPB Lock Status of the Non-Password Protection Mode and the Password Protection Mode

	Non-Password Protection Mode	Password Protection Mode
After Power-up cycle and Hardware Reset	PPB Lock is '0' (clear)	PPB Lock is '1' (set)

PPB Lock Status change method of the each Protection Mode

	Non-Password Protection Mode	Password Protection Mode
PPB Lock Set	PPB Lock Set	PPB Set Command Power-up cycle Hardware Reset
PPB Lock Clear	Power-up cycle Hardware Reset	Password Unlock Command

10.18.5. Description of Password Protection Command

(1) Password Program Command

The Password Protect Command permits programming the password that is used as part of the Hardware Protection scheme. The actual Password length is 64-bits. The 64-bits password is split to four of 16-bits Password Program. In Password Protection Mode, Password Program and Password verify are disabled. During programming the Password, Simultaneous Operation is disabled. Read operations to any memory location is available after completion of the password programming. The status of password program operation can be checked by hardware sequence flags. When this mode is finished, the hosts have to execute the Hidden ROM Exit command. Password is set as four words of "FFFFh" at the time of shipment.

The Hardware Sequence Flags of the Password Program

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	RY/\overline{BY}
In Progress	0	Toggle	0	0	0	1	0	0	0
Program Complete	1	1	0	0	0	1	0	0	High-Z
Program Failed	0	Toggle	1	0	0	1	0	0	0

(2) Password Verify Command

The Password Verify Command is verify the Password. Verification of a Password can be performed when the Password Protection Mode Lock is not programmed. In Password Protection Mode, if the user attempts to verify the Password, the device output "FFFFh". The hosts have to execute the Hidden ROM Entry command before Password Verify. During verification the Password, Simultaneous Operation is disabled. At the forth bus write cycle of Password Verify Command, the hosts have to fix the two address bits (A1, A0). When this mode is finished, the hosts have to execute the Hidden ROM Exit command.

(3) Password Unlock Command

The Password Unlock Command clears the PPB Lock Bit when the user sets the Password Protection Mode. In order to perform Password Unlock command, the exact Password is necessary. It is necessary to input password unlock command at intervals of 2us or more. If the interval is shorter than 2us, the command is ignored.

At Password Unlock Command the 64-bits password is input in four step at 4th, 5th, 6th, 7th write bus cycles. The address A1:A0 is 0:0 at 4th write bus cycle, A1:A0 is 0:1 at 5th write bus cycle, A1:A0 is 1:0 at 6th write bus cycle, and finally A1:A0 is 1:1 at 7th write bus cycle. A wrong Password input at the Password Unlock sequence causes mismatch of Password and PPB Lock Bit is not changed.

When the Password Unlock Command is entered, the RY/BY pin is Low, which is indicating the device is busy. The status of password unlock operation can be checked by hardware sequence flags. Then flags are output by specifying the address of Bank0 (Bottom Boot Block) or Bank15 (Top Boot Block). Inputting address of the other Bank then, actual cell array data is output. The hardware sequence flags indicate whether exact password is inputted at 4-6th write bus cycles by intervals of 2us or more. During inputting password at 4-7th write bus cycles, DQ6 is toggling. When the first Password Unlock is successful, RY/BY pin is LOW and DQ6 stop toggling. Then user can input next password. When the Password Unlock Command operation completes, the user has to perform Hidden ROM Exit command. PPB Lock Bit should be read in order to check whether Password Unlock has completed successfully.

Status Flags of progressing the Password Unlock Command

	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	RY/\overline{BY}
PWD Unlock in Progress	0	Toggle	0	0	0	1	0	0	0
Finished Input PWD ⁽¹⁾	0 ⁽²⁾	1	0	0	0	1	0	0	0
Finished Input PWD ⁽¹⁾	1 ⁽³⁾	1	0	0	0	1	0	0	High-Z
Finished Input PWD (4)		Array Data							High-Z

Notes:

- (1) Specified BA within Bank-0 (Bottom Boot Block Device)/ Bank-15 (Top Boot Block Device)
- (2) After inputting PWD at the 4th ,5th and 6th bus write cycles, DQ7 is "0"
- (3) After inputting PWD at the 7th bus write cycle, DQ7 is "1"
- (4) Specified BA without Bank-0 (Bottom Boot Block Device)/ Bank-15 (Top Boot Block Device)

10.18.6. Temporary Block Unprotection

The TC58FVM7(T/B)5B has a temporary block unprotection feature which disables block protection for all protected blocks. Unprotection is enabled by applying V_{ID} to the RESET pin. Now Write and Erase operations can be performed on all blocks except the boot blocks which have been protected by the Boot Block Protect operation. The device returns to its previous state when V_{ID} is removed from the RESET pin. That is, previously protected blocks will be protected again.

10.18.7. Verify Block Protect

The Verify Block Protect command is used to ascertain whether a block is protected or unprotected. Verification is performed either by inputting the Verify Block Protect command or by applying VID to the A9 pin. The Verify Block Protect command, which can be performed simultaneously with operations in another bank, is performed by setting the block address with $A0 = A6 = V_{IL}$ and $A1 = V_{IH}$. If the block is protected, 01h is output. If the block is unprotected, 00h is output. The status depends on PPB, DPB, \overline{WP}/ACC and \overline{RESET} state.

Inputting the verify block protect command sequence sets the specified bank to the Verify Block Protect mode. Inputting a Reset command releases this mode and returns the device to Read Mode. When verifying block protect across a bank boundary, a Reset command is needed at the time of the change of a bank

10.19. Hidden ROM Area

The TC58FVM7(T/B)5B features a 64-Kbyte hidden ROM area, which is separate from the memory cells. The area consists of one block. Data Read, Write and Protect can be performed on this block. Because Protect cannot be released, once the block is protected, data in the block cannot be overwritten.

The hidden ROM area is located in the address space indicated in the HIDDEN ROM AREA ADDRESS TABLE. To access the Hidden ROM area, input a Hidden ROM Mode Entry command. The device now enters Hidden ROM Mode, allowing Read, Write, Erase and Block Protect to be executed. Write and Erase operations are the same as auto operations except that the device is in Hidden ROM Mode.

To protect the hidden ROM area, use the Block Protection 1 function or the Block Protection 2 function. The operation of Block Protect 2 here is the same as a normal Block Protect except that V_{IH} rather than V_{ID} is input to \overline{RESET} . When the PPB Lock has been settled, Hidden ROM protect state cannot be changed by the Block Protection 1 function or the Block Protection 2 function. The hosts have to decide the protection state of Hidden ROM Area before the PPB Lock has been settled. Once the block has been protected, protection cannot be released, even using the temporary block unprotection function. Using Block Protection for Hidden ROM Area must be careful.

Note that in Hidden ROM Mode, simultaneous operation cannot be performed for BANK15 in top boot type and for BANK0 in bottom boot type.

To exit Hidden ROM Mode, use the Hidden ROM Mode Exit command. This will return the device to Read Mode.

TYPE	BOOT BLOCK ARCHITECTURE	ADDRESS RANGE	SIZE
TC58FVM7T5B	TOP BOOT BLOCK	7F8000h~7FFFFFh	32 Kwords
TC58FVM7B5B	BOTTOM BOOT BLOCK	000000h~007FFFh	32 Kwords

HIDDEN ROM AREA ADDRESS TABLE

10.20. CFI (Common Flash memory Interface)

The TC58FVM7(T/B)5B conforms to the CFI specifications. To read information from the device, input the Query command followed by the address. In Word Mode DQ8 \sim DQ15 all output 0s. To exit this mode, input the Reset command.

CFI CODE TABLE 1 (Continue)

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
10h 11h 12h	0051h 0052h 0059h	ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM command set 2: AMD/FJ standard type
15h 16h	0040h 0000h	Address for primary extended table
17h 18h	0000h 0000h	Alternate OEM command set 0: none exists
19h 1Ah	0000h 0000h	Address for alternate OEM extended table
1Bh	0023h	V _{DD} (min) (Write/Erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1Ch	0036h	V _{DD} (max) (Write/Erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1Dh	0000h	V _{PP} (min) voltage
1Eh	0000h	VPP (max) voltage
1Fh	0004h	Typical time-out per single word write $(2^{N} \mu s)$
20h	0000h	Typical time-out for minimum size buffer write $(2^{N} \mu s)$
21h	000Ah	Typical time-out per individual block erase (2 ^N ms)
22h	0000h	Typical time-out for full chip erase (2 ^N ms)
23h	0005h	Maximum time-out for word write (2 ^N times typical)
24h	0006h	Maximum time-out for buffer write (2 ^N times typical)
25h	0004h	Maximum time-out per individual block erase (2 ^N times typical)
26h	0000h	Maximum time-out for full chip erase (2 ^N times typical)
27h	0018h	Device Size (2 ^N byte) 18h:128Mbit
28h 29h	0001h 0000h	Flash device interface description 1: x 16
2Ah 2Bh	0004h 0000h	Maximum number of bytes in multi-byte write (2 ^N)

CFI CODE TABLE 2(Sequel)

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
2Ch	0002h	Number of erase block regions within device
2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h	Erase Block Region 1 information Bits 0~15: y = block number Bits 16~31: z = block size (z × 256 bytes)
31h 32h 33h 34h	00FEh 0000h 0000h 0001h	Erase Block Region 2 information
40h 41h 42h	0050h 0052h 0049h	ASCII string "PRI"
43h	0031h	Major version number, ASCII
44h	0031h	Minor version number, ASCII
45h	0000h	Address-Sensitive Unlock 0: Required 1: Not required
46h	0002h	Erase Suspend 0: Not supported 1: For Read-only 2: For Read & Write
47h	0001h	Block Protect 0: Not supported X: Number of blocks per group
48h	0001h	Block Temporary Unprotect 0: Not supported 1: Supported
49h	0007h	Block Protect/Unprotect scheme
4Ah	0001h	Simultaneous operation 0: Not supported 1: Supported
4Bh	0000h	Burst Mode 0: Not supported
4Ch	0001h	Page Mode 0: Not supported 1: Supported
4Dh	0085h	V _{ACC} (min) voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
4Eh	00C6h	V _{ACC} (max) voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
4Fh	000xh	Top/Bottom Boot Block FlagX = 2: Bottom Boot Block:TC58FVM7B5BX = 3: Top Boot Block:TC58FVM7T5B
50h	0001h	Program Suspend 0: Not supported 1: Supported

CFI CODE TABLE 3(Sequel)

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
57h	0010h	Bank Organization 00h: Data at 4Ah is zero X: Number of Banks
58h	00XXh	Bank0 Region information XX: Number of blocks Bank0 TOP : 10h BOTTOM:17h
59h	0010h	Bank1 Region information Number of blocks Bank1 n=16
5Ah	0010h	Bank2 Region information Number of blocks Bank2 n=16
5Bh	0010h	Bank3 Region information Number of blocks Bank3 n=16
5Ch	0010h	Bank4 Region information Number of blocks Bank4 n=16
5Dh	0010h	Bank5 Region information Number of blocks Bank5 n=16
5Eh	0010h	Bank6 Region information Number of blocks Bank6 n=16
5Fh	0010h	Bank7 Region information Number of blocks Bank7 n=16
60h	0010h	Bank8 Region information Number of blocks Bank8 n=16
61h	0010h	Bank9 Region information Number of blocks Bank9 n=16
62h	0010h	Bank10 Region information Number of blocks Bank10 n=16
63h	0010h	Bank11 Region information Number of blocks Bank11 n=16
64h	0010h	Bank12 Region information Number of blocks Bank12 n=16
65h	0010h	Bank13 Region information Number of blocks Bank13 n=16
66h	0010h	Bank14 Region information Number of blocks Bank14 n=16
67h	00XXh	Bank15 Region information XX: Number of blocks Bank15 TOP : 17h BOTTOM:10h

10.21. HARDWARE SEQUENCE FLAGS

The TC58FVM7(T/B)5B has a Hardware Sequence flag which allows the device status to be determined during an auto mode operation. The output data is read out using the same timing as that used when $\overline{CE} = \overline{OE} = V_{IL}$ in Read Mode. The RY/BY output can be either High or Low.

The device re-enters Read Mode automatically after an auto mode operation has been completed successfully. The Hardware Sequence flag is read to determine the device status and the result of the operation is verified by comparing the read-out data with the original data.

	STATUS				DQ6	DQ5	DQ3	DQ2	RY/\overline{BY}
Auto Programming/Auto Page Programming				DQ7 ⁽⁴⁾	Toggle	0	0	1	0
	Read in Prog	gram Suspend ⁽¹⁾		Data	Data	Data	Data	Data	High-Z
		E 11.11.7	Selected ⁽²⁾	0	Toggle	0	0	Toggle	0
	In Auto	Erase Hold Time	Not-selected ⁽³⁾	0	Toggle	0	0	1	0
	Erase	Auto Erase	Selected	0	Toggle	0	1	Toggle	0
In Progress			Not-selected	0	Toggle	0	1	1	0
		Read -	Selected	1	1	0	0	Toggle	High-Z
	In Erase		Not-selected	Data	Data	Data	Data	Data	High-Z
	Suspend		Selected	DQ7	Toggle	0	0	Toggle	0
		Programming		DQ7	Toggle	0	0	1	0
	Auto Programming/Auto Page Programming			DQ7 ⁽⁴⁾	Toggle	1	0	1	0
Time Limit Exceeded	Auto Erase			0	Toggle	1	1	N/A	0
	Programmin	g in Erase Suspend		DQ7	Toggle	1	0	N/A	0

Notes:DQ outputs cell data and RY/\overline{BY} goes High-Impedence when the operation has been completed.

DQ0 and DQ1 pins are reserved for future use. 0 is output on DQ0, DQ1 and DQ4.

(1) Data output from an address to which Write is being performed is undefined.

(2) Output when the block address selected for Auto Block Erase is specified and data is read from there.

(3) Output when a block address not selected for Auto Block Erase of same bank as selected block is specified and data is read from there. During Auto Chip Erase, all blocks are selected.

(4) In case of Page program operation is program data of (A0, A1, A2) = (1, 1, 1) in eleventh bus write cycle.

10.21.1. DQ7 (DATA polling)

 $\frac{\text{During an Auto-Program or auto-erase operation, the device status can be determined using the data polling function.}{\overline{\text{DATA}}\ \text{polling begins on the rising edge of }\overline{\text{WE}}\ \text{in the last bus cycle. In an Auto-Program operation, DQ7 outputs inverted data during the programming operation and outputs actual data after programming has finished. In an auto-erase operation, DQ7 outputs 0 during the Erase operation and outputs 1 when the Erase operation has finished. If an Auto-Program or auto-erase operation fails, DQ7 simply outputs the data.$

When the operation has finished, the address latch is reset. Data polling is asynchronous with the \overline{OE} signal.

10.21.2. DQ6 (Toggle bit 1)

The device status can be determined by the Toggle Bit function during an Auto-Program or auto-erase operation. The Toggle bit begins toggling on the rising edge of \overline{WE} in the last bus cycle. DQ6 alternately outputs a 0 or a 1 for each \overline{OE} access while $\overline{CE} = V_{IL}$ while the device is busy. When the internal operation has been completed, toggling stops and valid memory cell data can be read by subsequent reading. If the operation fails, the DQ6 output toggles.

If an attempt is made to execute an Auto Program operation on a protected block, DQ6 will toggle for around 3 μ s. It will then stop toggling. If an attempt is made to execute an auto erase operation on a protected block, DQ6 will toggle for around 400 μ s. It will then stop toggling. After toggling has stopped the device will return to Read Mode.

10.21.3. DQ5 (internal time-out)

If an Auto-Program or auto-erase operates normally, DQ5 outputs a 0. If the internal timer times out during a Program or Erase operation, DQ5 outputs a 1. This indicates that the operation has not been completed within the allotted time.

Any attempt to program a 1 into a cell containing a 0 will fail (see Auto-Program Mode). In this case, DQ5 outputs a 1. In this case, DQ5 doesn't indicate defective device but mistaken usage.

After an Auto-Program or auto-erase operation ends normally, the device outputs actual cell array data. Therefor only with the data of DQ5 can't specify whether cell array data or hardware sequence flag. The hosts shuold check the state of device whether progress or not, using DQ7, DQ6, or RY/\overline{BY} .

In the case of internal time-out, either hardware reset or a software Reset command is required to return the device to Read Mode.

10.21.4. DQ3 (Block Erase timer)

The Block Erase operation starts 50 μ s (the Erase Hold Time) after the rising edge of \overline{WE} in the last command cycle. DQ3 outputs a 0 for the duration of the Block Erase Hold Time and a 1 when the Block Erase operation starts. Additional Block Erase commands can only be accepted during the Block Erase Hold Time. Each Block Erase command input within the hold time resets the timer, allowing additional blocks to be marked for erasing. DQ3 outputs a 1 if the Program or Erase operation fails.

10.21.5. DQ2 (Toggle bit 2)

DQ2 is used to indicate which blocks have been selected for Auto Block Erase or to indicate whether the device is in Erase Suspend Mode.

If data is read continuously from the selected block during an Auto Block Erase, the DQ2 output will toggle. Now 1 will be output from non-selected blocks; thus, the selected block can be ascertained. If data is read continuously from the block selected for Auto Block Erase while the device is in Erase Suspend Mode, the DQ2 output will toggle. Because the DQ6 output is not toggling, it can be determined that the device is in Erase Suspend Mode. If data is read from the address to which data is being written during Erase Suspend in Programming Mode, DQ2 will output a 1.

10.21.6. RY/BY (READY/ BUSY)

The TC58FVM7(T/B)5B has a RY/ \overline{BY} signal to indicate the device status to the host processor. A 0 (Busy state) indicates that an Auto-Program or auto-erase operation is in progress. A 1 (Ready state) indicates that the operation has finished and that the device can now accept a new command. RY/ \overline{BY} outputs a 0 when an operation has failed.

 RY/\overline{BY} outputs a 0 after the rising edge of \overline{WE} in the last command cycle.

During an Auto Block Erase operation, commands other than Erase Suspend are ignored. RY/\overline{BY} outputs a 1 during an Erase Suspend operation. The output buffer for the RY/\overline{BY} pin is an open-drain type circuit, allowing a wired-OR connection. A pull-up resistor must be inserted between V_{DD} and the RY/\overline{BY} pin.

11. DATA PROTECTION

The TC58FVM7(T/B)5B includes a function which guards against malfunction or data corruption.

11.1. Protection against Program/Erase Caused by Low Supply Voltage

To prevent malfunction at power-on or power-down, the device will not accept commands while V_{DD} is below V_{LKO} . In this state, command input is ignored.

If V_{DD} drops below V_{LKO} during an Auto Operation, the device will terminate Auto-Program execution. In this case, Auto operation is not executed again when V_{DD} returns to recommended V_{DD} voltage. Therefore, command need to be input to execute Auto operation again.

When $V_{DD} > V_{LKO}$, make up countermeasure to be input accurately command in system side please.

11.2. Protection against Malfunction Caused by Glitches

To prevent malfunction write during operation caused by noise from the system, the device will not accept pulses shorter than 3 ns (Typ.) input on \overline{WE} , \overline{CE} or \overline{OE} . However, if a glitch exceeding 3 ns (Typ.) occurs and the glitch is input to the device malfunction write may occur.

The device uses standard JEDEC commands. It is conceivable that, in extreme cases, system noise may be misinterpreted as part of a command sequence input and that the device will acknowledge it. Then, even if a proper command is input, the device may not operate. To avoid this possibility, clear the Command Register before command input. In an environment prone to system noise, Toshiba recommends input of a software or hardware reset before command input.

11.3. Protection against Malfunction at Power-on

To prevent damage to data caused by sudden noise at power on, when power is turned on with $\overline{WE} = \overline{CE} = V_{IL}$ the device does not latch the command on the first rising edge of \overline{WE} or \overline{CE} . Instead, the device automatically Resets the Command Register and enters Read Mode.

12. ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RANGE	UNIT
V _{DD}	V _{DD} Supply Voltage		-0.6~4.6V	V
V _{IN}	Input Voltage		–0.5~VDD+0.5V(≦4.6) ⁽¹⁾	V
V _{DQ}	Input/Output Voltage		–0.5~VDD+0.5V(≦4.6) ⁽¹⁾	V
V _{ID}	Maximum Input Voltage	for A9, \overline{OE} and $\overline{RESET}^{(2)}$	13.0	V
V _{ACC}	Maximum Input Voltage for WP/ACC (2)		13.0	V
PD	Power Dissipation		600	mW
T _{solder}	Soldering Temperature (10s)	260	°C
т	Charges Temperature	TC58FVM7(T/B)5BTG	-55~150	°C
T _{stg}	Storage Temperature TC58FVM7(T/B)5BXG		-55~125	°C
T _{opr}	Operating Temperature		-40~85	°C
IOSHORT	Output Short-Circuit Cur	rent ⁽³⁾	100	mA

(1) This level may undershoot to -2.0 V for periods < 20 ns, and may overshoot to +2.0 V for periods < 20 ns.

(2) Do not apply VID/VACC when the supply voltage is not within the device's recommended operating voltage range.

(3) Outputs should be shorted for no more than one second. No more than one output should be shorted at a time.

<u>13. CAPACITANCE</u> (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MAX	UNIT
C _{IN}	Input Pin Capacitance	$V_{IN} = 0 \ V$	7	pF
COUT	Output Pin Capacitance	$V_{OUT} = 0 V$	12	pF
C _{IN2}	Control Pin Capacitance	$V_{IN} = 0 \ V$	7	pF
C _{IN3}	WP/ACC Capacitance	$V_{IN} = 0 \ V$	14	pF

This parameter is periodically sampled and is not tested for every device.

14. RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{DD}	V _{DD} Supply Voltage	2.7	3.6	
V _{IH}	Input High-Level Voltage	$0.7\times V_{DD}$	V _{DD} + 0.3	
V _{IL}	Input Low-Level Voltage	-0.3	$0.2 \times V_{DD}$	V
V _{ID}	High-Level Voltage for A9, \overline{OE} and \overline{RESET}	11.4	12.6	
VACC	High-Level Voltage for WP/ACC	8.5	12.6	
Та	Operating Ambient Temperature	-40	85	°C

15. DC CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
ILI	Input Leakage Current	$0 V \leq V_{IN} \leq V_{DD}$	_		±1	
ILO	Output Leakage Current	$0 V \leq V_{OUT} \leq V_{DD}$	_	_	±1	μΑ
		I _{OH} = -0.1 mA	V _{DD} - 0.4		_	
V _{OH}	Output High Voltage	I _{OH} = -2.5 mA	0.85 x V _{DD}		_	v
V _{OL}	Output Low Voltage	I _{OL} = 4.0 mA	_	_	0.4	
IDDO1	V _{DD} Average Random Read Current	$\label{eq:VIN} \begin{split} V_{IN} &= V_{IH}/V_{IL}, \ I_{OUT} = 0 \ mA \\ t_{RC} &= 100 ns \end{split}$	_	37	55	
I _{DDO2}	V _{DD} Average Program Current	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA	_	11	15	
I _{DDO3}	V _{DD} Average Erase Current	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA	_	9	15	
IDDO4	V _{DD} Average Read-While-Program Current	$\label{eq:VIN} \begin{split} V_{IN} &= V_{IH}/V_{IL}, \ I_{OUT} = 0 \ mA \\ t_{RC} &= 100 ns \end{split}$	_	48	70	
I _{DDO5}	V _{DD} Average Read-while-Erase Current	$\label{eq:VIN} \begin{split} V_{IN} &= V_{IH}/V_{IL}, \ I_{OUT} = 0 \ mA \\ t_{RC} &= 100 ns \end{split}$	_	46	70	mA
I _{DDO6}	V _{DD} Average Program-while- Erase-Suspend Current	$V_{IN} = V_{IH}/V_{IL}, I_{OUT} = 0 \text{ mA}$	_	11	15	
I _{DDO7}	V _{DD} Average Page Read Current	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA $t_{PRC} = 25$ ns	_	2	5	
I _{DDO8}	V _{DD} Average Address Increment Read Current ⁽²⁾	$V_{IN} = V_{IH}/V_{IL}, I_{OUT} = 0 \text{ mA}$ t _{RC} =100ns t _{PRC} = 25ns	_	5	11	
IDDS1	VDD Standby Current	$\label{eq:WP} \hline \overline{\text{WP}} / \text{ACC} = \text{V}_{\text{DD}} \text{ and } \\ \hline \overline{\text{CE}} = \overline{\text{RESET}} = \text{V}_{\text{DD}} \\ \text{or } \overline{\text{RESET}} = \text{V}_{SS} \\ \hline \end{array}$	_	3	10	
I _{DDS2}	V _{DD} Standby Current (Automatic Sleep Mode ⁽¹⁾)	$V_{IH} = V_{DD}$ $V_{IL} = V_{SS}$	_	3	10	μΑ
IID	High-Voltage Input Current for A9, \overline{OE} and \overline{RESET}	$11.4 \text{ V} \leq \text{V}_{\text{ID}} \leq 12.6 \text{ V}$	_	_	35	
IACC	High-Voltage Input Current for WP/ACC	$8.5V \leq V_{ACC} \leq 12.6 V$	—		20	mA
V _{LKO}	Low-V _{DD} Lock-out Voltage	_	1.0	_	2.0	V

(1) The device enters Automatic Sleep Mode in which the address remains fixed for during 150 ns.

(2) (I_{DDO1^+} I_{DDO7} \times 7)/8words

16. AC TEST CONDITIONS

PARAMETER	CONDITION
Input Pulse Level	V _{DD} , 0.0 V
Input Pulse Rise and Fall Time (10%~90%)	5 ns
Timing Measurement Reference Level (input)	V _{DD} /2, V _{DD} /2
Timing Measurement Reference Level (output)	V _{DD} /2, V _{DD} /2
Output Load	$C_L \ (100 \ pF) + 1 \ TTL \ Gate \ \ / \ \ C_L \ (30 \ pF) + 1 \ TTL \ Gate$

17. AC CHARACTERISTICS AND OPERATING CONDITIONS

17.1. Read Cycle

		Output load capacitance (CL)	30	pF	100) pF	
Symbol	Paramete	r	MIN	MAX	MIN	MAX	UNIT
t _{RC}	Read Cycle Time		65		70	_	ns
t _{PRC}	Page Read Cycle Time		25		30	_	ns
tACC	Address Access Time		_	65	_	70	ns
t _{CE}	CE Access Time		—	65	—	70	ns
tOE	OE Access Time		_	25	_	30	ns
t _{PACC}	Page Access Time		—	25	—	30	ns
t _{OEH}	OE High-Level Hold Time (read)		0	_	0	—	ns
t _{CEE}	CE to Output Low-Z		0		0	—	ns
tOEE	OE to Output Low-Z		0		0	—	ns
t _{OH}	Output Data Hold Time		0		0	_	ns
t _{AOH}	Output Data Hold Time (Page Read)		0		0	_	ns
t _{DF1}	CE to Output High-Z		_	25	_	25	ns
t _{DF2}	OE to Output High-Z		_	25	_	25	ns

Hardware RESET (RESET)

Symbol	Parameter	MIN	MAX	UNIT
t _{READY}	Read Mode Recovery Time from RESET (During Auto Operation)		25	μS
t _{READY}	Read Mode Recovery Time from RESET (During Non Auto Operation)		500	ns
t _{RP}	RESET Low Level Hold Time	500		ns
t _{RH}	Recovery Time from RESET	50	_	ns
t _{RPD}	RESET goes Low to Standby Mode	20		μS

17.2. Block Protect

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{VPT}	V _{ID} Transition Time	4		μS
t _{VPS}	V _{ID} Set-up Time	4		μs
t _{CESP}	CE Set-up Time	4	_	μS
t _{VPH}	OE Hold Time	4	_	μs
t _{PPLH}	WE Low-Level Hold Time	100		μS

17.3. Program and Erase characteristics

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
t _{PPW}	Auto-Program Time (Word Mode)	_	11	300	μs
t _{PPW}	Accelerated Auto-Program Time (Word Mode)		8	300	μs
t _{PPAW}	Auto-Page program time	_	58	2400	μS
t _{PPAW}	Accelerated Auto-Page program time	_	21	2400	μs
t _{PCEW}	Auto Chip Erase Time ⁽¹⁾	_	184	1315	S
t _{PCEW}	Accelerated Auto Chip Erase Time ⁽¹⁾	_	158	1315	s
t _{PBEW}	Auto Block Erase Time ⁽¹⁾	_	0.7	5 ⁽²⁾	S
t _{EW}	Erase/Program Cycle	10 ⁵	_	_	Cycle.

(1) Auto Chip Erase Time and Auto Block Erase Time include internal pre program time.

(2) Minimum interval between resume and the following suspend command is 150 μ s. If it's shorter than 150 μ s, auto block erase time is expand more than maximum(5 s).

17.4. Command Write/Program/Erase cycle


SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{CMD}	Command Write Cycle Time	60	_	ns
t _{AS}	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	30		ns
t _{DS}	Data Set-up Time	30		ns
t _{DH}	Data Set-up Time	0		ns
tWELH	WE Low-Level Hold Time (WE Control)	30		ns
twenn	WE High-Level Hold Time (WE Control)	20		ns
t _{CES}	CE Set-up Time to WE Active (WE Control)	0	_	ns
t _{CEH}	CE Hold Time from WE High Level (WE Control)	0		ns
t _{CELH}	CE Low-Level Hold Time (CE Control)	30	_	ns
tСЕНН	CE High-Level Hold Time (CE Control)	20	_	ns
t _{WES}	WE Set-up time to CE Active (CE Control)	0	_	ns
tWEH	WE Hold Time from CE High Level (CE Control)	0	_	ns
tOES	OE Set-up Time	0	_	ns
tOEHP	OE High Level Hold Time (Polling)	10	_	ns
t _{OEHT}	OE High Level Hold Time (Toggle Read)	20		ns
tCEHT	CE High Level Hold Time (Toggle Read)	20	_	ns
t _{AHT}	Address Hold Time (Toggle)	0		ns
t _{AST}	Address Set-up Time (Toggle)	0	_	ns
t _{BEH}	Erase Hold Time	50		μs
t _{VDS}	V _{DD} Set-up Time	500		μs
	Program/Erase Valid to RY/BY Delay		90	ns
t _{BUSY}	Program/Erase Valid to RY/BY Delay during Suspend Mode	_	300	ns
t _{RB}	RY/BY Recovery Time	0	—	ns
t _{SUSP}	Program Suspend Command to Suspend Mode	_	2	μs
tSUSPA	Page Program Suspend Command to Suspend Mode	_	2.5	μs
t _{RESP}	Program Resume Command to Program Mode	_	1	μs
tSUSE	Erase Suspend Command to Suspend Mode	_	25	μs
t _{RESE}	Erase Resume Command to Erase Mode	_	1	μs

18. TIMING DIAGRAMS


VIH or VIL



Read/ID Read Operation




ID Read Operation (apply VID to A9)






Page Read Operation

TOSHIBA




Read after command input (Only Hidden Rom/CFI Read)




Command Write Operation

This is the timing of the Command Write Operation. The timing which is described in the following pages is essentially the same as the timing shown on this page.


• $\overline{\mathrm{WE}}$ Control




• \overline{CE} Control



ID Read Operation (input command sequence)




(Continued)




BK: Bank address

Auto-Program Operation (WE Control)




PD: Program data

Auto Page Program Operation (WE Control)




Notes: PA: Program address PD: Program Data

Auto Chip Erase/Auto Block Erase Operation (WE Control)



Notes: BA: Block Address


Auto-Program Operation (CE Control)



Note: PA: Program address PD: Program data




Auto Page Program Operation (CE Control)



Notes: PA: Program address PD: Program data


Auto Chip Erase/Auto Block Erase Operation (DE Control)



Note: BA: Block address for Auto Block Erase operation




Program/Erase Suspend Operation



RA: Read address




Program/Erase Resume Operation




- BK: Bank address
- BA: Block address
- RA: Read address
- Flag: Hardware Sequence flag


RY/BY during Auto Program/Erase Operation




Hardware Reset Operation (At the Auto Operation)



Read after RESET




Hardware Sequence Flag (DATA Polling)



*DQ2/DQ6 stops toggling when auto operation has been completed.


Block Protect 1 Operation (PPB Set)



BA: Block address

*: 01h indicates that block is protected.

Block Protect 2 Operation (PPB Set)



BA: Block address


BA + 1: Address of next block

*: 01h indicates that block is protected.




19. FLOWCHARTS

Auto-Program





Auto-Program Command Sequence (address/data)






Auto-Page Program








Fast Program






Auto Erase



Auto Chip Erase Command Sequence (address/data)


Auto Block/Auto Multi-Block Erase Command Sequence (address/data)






DQ7 DATA Polling

TOSHIBA



DQ6 Toggle Bit




VA: Valid address for programming

Any of the addresses within the block being erased during a Block Erase operation "Don't care" during a Chip Erase operation




Block Protect 1



BPA: Block Address and ID Read Address (A6, A1, A0) ID Read Address = (0, 1, 0) Block Protect 2


TOSHIBA




BPA: Block Address and ID Read Address (A6, A1, A0) ID Read Address = (0, 1, 0)



Hidden ROM Exit Command Input




Password Protection Mode Locking Set Operation







Password Program Operation




Password Verify Operation




Password Unlock Command Operation




Non-Password Protection Mode Locking Set Operation



PPB Set Command Sequence




PPB Clear Command Sequence




PPB Lock Operation

TOSHIBA







PPB Lock Verify





PPB Lock Clear




DPB Command Operation











20. BLOCK ADDRESS TABLES

 $*: V_{IH} \text{ or } V_{IL}$

20.1. TC58FVM7T5B (Top Boot Block) 1/9

		BLOCK ADDRESS											
BANK #	BLOCK #	B	ank ai	DDRES	S				ADDRESS RANGE				
"	n n	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA0	L	L	L	L	L	L	L	L	*	*	*	000000h~007FFFh
	BA1	L	L	L	L	L	L	L	Н	*	*	*	008000h~00FFFFh
	BA2	L	L	L	L	L	L	Н	L	*	*	*	010000h~017FFFh
	BA3	L	L	L	L	L	L	Н	Н	*	*	*	018000h~01FFFFh
	BA4	L	L	L	L	L	Н	L	L	*	*	*	020000h~027FFFh
	BA5	L	L	L	L	L	н	L	н	*	*	*	028000h~02FFFFh
	BA6	L	L	L	L	L	Н	Н	L	*	*	*	030000h~037FFFh
BK0	BA7	L	L	L	L	L	н	н	н	*	*	*	038000h~03FFFFh
	BA8	L	L	L	L	н	L	L	L	*	*	*	040000h~047FFFh
	BA9	L	L	L	L	н	L	L	н	*	*	*	048000h~04FFFFh
	BA10	L	L	L	L	н	L	Н	L	*	*	*	050000h~057FFFh
	BA11	L	L	L	L	н	L	н	н	*	*	*	058000h~05FFFFh
	BA12	L	L	L	L	н	Н	L	L	*	*	*	060000h~067FFFh
	BA13	L	L	L	L	н	н	L	н	*	*	*	068000h~06FFFFh
	BA14	L	L	L	L	н	н	н	L	*	*	*	070000h~077FFFh
	BA15	L	L	L	L	Н	н	Н	н	*	*	*	078000h~07FFFFh
	BA16	L	L	L	н	L	L	L	L	*	*	*	080000h~087FFFh
	BA17	L	L	L	Н	L	L	L	Н	*	*	*	088000h~08FFFFh
	BA18	L	L	L	н	L	L	Н	L	*	*	*	090000h~097FFFh
	BA19	L	L	L	н	L	L	Н	н	*	*	*	098000h~09FFFFh
	BA20	L	L	L	н	L	н	L	L	*	*	*	0A0000h~0A7FFFh
	BA21	L	L	L	Н	L	Н	L	Н	*	*	*	0A8000h~0AFFFFh
	BA22	L	L	L	н	L	Н	Н	L	*	*	*	0B0000h~0B7FFFh
DK1	BA23	L	L	L	Н	L	Н	Н	Н	*	*	*	0B8000h~0BFFFFh
BK1	BA24	L	L	L	Н	Н	L	L	L	*	*	*	0C0000h~0C7FFFh
	BA25	L	L	L	Н	Н	L	L	Н	*	*	*	0C8000h~0CFFFFh
	BA26	L	L	L	Н	Н	L	Н	L	*	*	*	0D0000h~0D7FFFh
	BA27	L	L	L	Н	Н	L	Н	Н	*	*	*	0D8000h~0DFFFFh
	BA28	L	L	L	Н	Н	Н	L	L	*	*	*	0E0000h~0E7FFFh
	BA29	L	L	L	Н	Н	Н	L	Н	*	*	*	0E8000h~0EFFFFh
	BA30	L	L	L	Н	Н	Н	Н	L	*	*	*	0F0000h~0F7FFFh
	BA31	L	L	L	Н	Н	Н	Н	Н	*	*	*	0F8000h~0FFFFFh

20.1. TC58FVM7T5B (Top Boot Block) 2/9

			BL	OCK A	DDRE	SS							ADDRESS RANGE
BANK #	BLOCK #	B	ANK AI	DDRES	S								
n.	n	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA32	L	L	Н	L	L	L	L	L	*	*	*	100000h~107FFFh
	BA33	L	L	н	L	L	L	L	Н	*	*	*	108000h~10FFFFh
	BA34	L	L	н	L	L	L	н	L	*	*	*	110000h~117FFFh
	BA35	L	L	н	L	L	L	н	н	*	*	*	118000h~11FFFFh
	BA36	L	L	Н	L	L	Н	L	L	*	*	*	120000h~127FFFh
	BA37	L	L	н	L	L	н	L	н	*	*	*	128000h~12FFFFh
	BA38	L	L	н	L	L	н	н	L	*	*	*	130000h~137FFFh
BK2	BA39	L	L	н	L	L	Н	Н	Н	*	*	*	138000h~13FFFFh
DNZ	BA40	L	L	н	L	Н	L	L	L	*	*	*	140000h~147FFFh
	BA41	L	L	Н	L	Н	L	L	н	*	*	*	148000h~14FFFFh
	BA42	L	L	Н	L	Н	L	Н	L	*	*	*	150000h~157FFFh
	BA43	L	L	н	L	Н	L	Н	н	*	*	*	158000h~15FFFFh
	BA44	L	L	н	L	Н	Н	L	L	*	*	*	160000h~167FFFh
	BA45	L	L	н	L	Н	н	L	н	*	*	*	168000h~16FFFFh
	BA46	L	L	Н	L	Н	Н	Н	L	*	*	*	170000h~177FFFh
	BA47	L	L	н	L	Н	н	Н	н	*	*	*	178000h~17FFFFh
	BA48	L	L	н	н	L	L	L	L	*	*	*	180000h~187FFFh
	BA49	L	L	Н	Н	L	L	L	Н	*	*	*	188000h~18FFFFh
	BA50	L	L	Н	Н	L	L	Н	L	*	*	*	190000h~197FFFh
	BA51	L	L	н	н	L	L	Н	н	*	*	*	198000h~19FFFFh
	BA52	L	L	Н	Н	L	Н	L	L	*	*	*	1A0000h~1A7FFFh
	BA53	L	L	Н	Н	L	Н	L	Н	*	*	*	1A8000h~1AFFFFh
	BA54	L	L	н	н	L	н	Н	L	*	*	*	1B0000h~1B7FFFh
DKO	BA55	L	L	Н	Н	L	Н	Н	Н	*	*	*	1B8000h~1BFFFFh
BK3	BA56	L	L	н	н	Н	L	L	L	*	*	*	1C0000h~1C7FFFh
	BA57	L	L	Н	Н	Н	L	L	Н	*	*	*	1C8000h~1CFFFFh
	BA58	L	L	Н	Н	Н	L	Н	L	*	*	*	1D0000h~1D7FFFh
	BA59	L	L	Н	Н	Н	L	Н	Н	*	*	*	1D8000h~1DFFFFh
	BA60	L	L	Н	Н	Н	Н	L	L	*	*	*	1E0000h~1E7FFFh
	BA61	L	L	Н	Н	Н	Н	L	Н	*	*	*	1E8000h~1EFFFFh
	BA62	L	L	Н	Н	Н	Н	Н	L	*	*	*	1F0000h~1F7FFFh
	BA63	L	L	Н	н	н	Н	Н	Н	*	*	*	1F8000h~1FFFFFh

20.1. TC58FVM7T5B (Top Boot Block) 3/9

DANK			BL	OCK A	DDRE	SS								
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE	
		A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12		
	BA64	L	Н	L	L	L	L	L	L	*	*	*	200000h~207FFFh	
	BA65	L	Н	L	L	L	L	L	Н	*	*	*	208000h~20FFFFh	
	BA66	L	Н	L	L	L	L	Н	L	*	*	*	210000h~217FFFh	
	BA67	L	Н	L	L	L	L	Н	Н	*	*	*	218000h~21FFFFh	
	BA68	L	Н	L	L	L	Н	L	L	*	*	*	220000h~227FFFh	
	BA69	L	Н	L	L	L	Н	L	Н	*	*	*	228000h~22FFFFh	
	BA70	L	Н	L	L	L	Н	Н	L	*	*	*	230000h~237FFFh	
	BA71	L	Н	L	L	L	Н	Н	Н	*	*	*	238000h~23FFFFh	
BK4	BA72	L	Н	L	L	Н	L	L	L	*	*	*	240000h~247FFFh	
	BA73	L	Н	L	L	Н	L	L	Н	*	*	*	248000h~24FFFFh	
	BA74	L	Н	L	L	Н	L	Н	L	*	*	*	250000h~257FFFh	
	BA75	L	Н	L	L	Н	L	Н	Н	*	*	*	258000h~25FFFFh	
	BA76	L	Н	L	L	Н	Н	L	L	*	*	*	260000h~267FFFh	
	BA77	L	Н	L	L	Н	Н	L	Н	*	*	*	268000h~26FFFFh	
	BA78	L	Н	L	L	Н	Н	Н	L	*	*	*	270000h~277FFFh	
	BA79	L	Н	L	L	Н	Н	Н	Н	*	*	*	278000h~27FFFFh	
	BA80	L	Н	L	н	L	L	L	L	*	*	*	280000h~287FFFh	
	BA81	L	Н	L	Н	L	L	L	Н	*	*	*	288000h~28FFFFh	
	BA82	L	Н	L	Н	L	L	Н	L	*	*	*	290000h~297FFFh	
	BA83	L	Н	L	Н	L	L	Н	Н	*	*	*	298000h~29FFFFh	
	BA84	L	Н	L	н	L	Н	L	L	*	*	*	2A0000h~2A7FFFh	
	BA85	L	Н	L	Н	L	Н	L	Н	*	*	*	2A8000h~2AFFFFh	
	BA86	L	Н	L	н	L	Н	Н	L	*	*	*	2B0000h~2B7FFFh	
DKE	BA87	L	Н	L	Н	L	Н	Н	Н	*	*	*	2B8000h~2BFFFFh	
BK5	BA88	L	Н	L	Н	Н	L	L	L	*	*	*	2C0000h~2C7FFFh	
	BA89	L	Н	L	Н	Н	L	L	н	*	*	*	2C8000h~2CFFFFh	
	BA90	L	Н	L	Н	Н	L	Н	L	*	*	*	2D0000h~2D7FFFh	
	BA91	L	Н	L	Н	Н	L	Н	Н	*	*	*	2D8000h~2DFFFFh	
	BA92	L	Н	L	Н	Н	Н	L	L	*	*	*	2E0000h~2E7FFFh	
	BA93	L	Н	L	Н	Н	Н	L	Н	*	*	*	2E8000h~2EFFFFh	
	BA94	L	Н	L	Н	Н	Н	Н	L	*	*	*	2F0000h~2F7FFFh	
	BA95	L	Н	L	Н	Н	Н	Н	Н	*	*	*	2F8000h~2FFFFFh	

20.1. TC58FVM7T5B (Top Boot Block) 4/9

DANK			BL	OCK A		SS							
BANK #	BLOCK #	B	ANK AI	DDRES	S					ADDRESS RANGE			
		A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA96	L	Н	Н	L	L	L	L	L	*	*	*	300000h~307FFFh
	BA97	L	Н	н	L	L	L	L	н	*	*	*	308000h~30FFFFh
	BA98	L	Н	Н	L	L	L	Н	L	*	*	*	310000h~317FFFh
	BA99	L	Н	н	L	L	L	Н	н	*	*	*	318000h~31FFFFh
	BA100	L	Н	Н	L	L	Н	L	L	*	*	*	320000h~327FFFh
	BA101	L	Н	н	L	L	Н	L	н	*	*	*	328000h~32FFFFh
	BA102	L	Н	Н	L	L	Н	Н	L	*	*	*	330000h~337FFFh
DICO	BA103	L	Н	н	L	L	Н	Н	н	*	*	*	338000h~33FFFFh
BK6	BA104	L	Н	Н	L	Н	L	L	L	*	*	*	340000h~347FFFh
	BA105	L	Н	н	L	Н	L	L	н	*	*	*	348000h~34FFFFh
	BA106	L	Н	н	L	н	L	Н	L	*	*	*	350000h~357FFFh
	BA107	L	н	н	L	н	L	Н	н	*	*	*	358000h~35FFFFh
	BA108	L	н	н	L	н	Н	L	L	*	*	*	360000h~367FFFh
	BA109	L	Н	Н	L	н	Н	L	Н	*	*	*	368000h~36FFFFh
	BA110	L	Н	н	L	н	Н	Н	L	*	*	*	370000h~377FFFh
	BA111	L	Н	н	L	н	Н	Н	н	*	*	*	378000h~37FFFFh
	BA112	L	Н	Н	Н	L	L	L	L	*	*	*	380000h~387FFFh
	BA113	L	Н	н	н	L	L	L	н	*	*	*	388000h~38FFFFh
	BA114	L	Н	н	Н	L	L	Н	L	*	*	*	390000h~397FFFh
	BA115	L	Н	н	н	L	L	Н	н	*	*	*	398000h~39FFFFh
	BA116	L	Н	Н	Н	L	Н	L	L	*	*	*	3A0000h~3A7FFFh
	BA117	L	Н	н	Н	L	Н	L	н	*	*	*	3A8000h~3AFFFFh
	BA118	L	Н	н	н	L	Н	Н	L	*	*	*	3B0000h~3B7FFFh
	BA119	L	Н	Н	Н	L	Н	Н	Н	*	*	*	3B8000h~3BFFFFh
BK7	BA120	L	Н	н	Н	Н	L	L	L	*	*	*	3C0000h~3C7FFFh
	BA121	L	Н	н	Н	Н	L	L	н	*	*	*	3C8000h~3CFFFFh
	BA122	L	Н	н	Н	Н	L	Н	L	*	*	*	3D0000h~3D7FFFh
	BA123	L	Н	Н	Н	Н	L	Н	Н	*	*	*	3D8000h~3DFFFFh
	BA124	L	Н	Н	Н	Н	Н	L	L	*	*	*	3E0000h~3E7FFFh
	BA125	L	Н	Н	Н	Н	Н	L	Н	*	*	*	3E8000h~3EFFFFh
	BA126	L	Н	н	Н	Н	Н	Н	L	*	*	*	3F0000h~3F7FFFh
	BA127	L	Н	Н	Н	Н	Н	Н	Н	*	*	*	3F8000h~3FFFFFh

20.1. TC58FVM7T5B (Top Boot Block) 5/9

			BL										
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
TT IT	n	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA128	Н	L	L	L	L	L	L	L	*	*	*	400000h~407FFFh
	BA129	н	L	L	L	L	L	L	Н	*	*	*	408000h~40FFFFh
	BA130	н	L	L	L	L	L	н	L	*	*	*	410000h~417FFFh
	BA131	н	L	L	L	L	L	Н	Н	*	*	*	418000h~41FFFFh
	BA132	н	L	L	L	L	н	L	L	*	*	*	420000h~427FFFh
	BA133	н	L	L	L	L	Н	L	Н	*	*	*	428000h~42FFFFh
	BA134	н	L	L	L	L	н	Н	L	*	*	*	430000h~437FFFh
DK0	BA135	Н	L	L	L	L	н	Н	н	*	*	*	438000h~43FFFFh
BK8	BA136	н	L	L	L	Н	L	L	L	*	*	*	440000h~447FFFh
	BA137	Н	L	L	L	Н	L	L	Н	*	*	*	448000h~44FFFFh
	BA138	Н	L	L	L	Н	L	Н	L	*	*	*	450000h~457FFFh
	BA139	н	L	L	L	Н	L	Н	н	*	*	*	458000h~45FFFFh
	BA140	Н	L	L	L	Н	Н	L	L	*	*	*	460000h~467FFFh
	BA141	н	L	L	L	Н	н	L	н	*	*	*	468000h~46FFFFh
	BA142	Н	L	L	L	Н	Н	Н	L	*	*	*	470000h~477FFFh
	BA143	н	L	L	L	Н	Н	Н	Н	*	*	*	478000h~47FFFFh
	BA144	н	L	L	Н	L	L	L	L	*	*	*	480000h~487FFFh
	BA145	н	L	L	Н	L	L	L	н	*	*	*	488000h~48FFFFh
	BA146	Н	L	L	Н	L	L	Н	L	*	*	*	490000h~497FFFh
	BA147	н	L	L	Н	L	L	Н	Н	*	*	*	498000h~49FFFFh
	BA148	н	L	L	Н	L	Н	L	L	*	*	*	4A0000h~4A7FFFh
	BA149	н	L	L	Н	L	н	L	н	*	*	*	4A8000h~4AFFFFh
	BA150	н	L	L	Н	L	Н	Н	L	*	*	*	4B0000h~4B7FFFh
DIG	BA151	н	L	L	Н	L	н	Н	н	*	*	*	4B8000h~4BFFFFh
BK9	BA152	н	L	L	Н	Н	L	L	L	*	*	*	4C0000h~4C7FFFh
	BA153	Н	L	L	Н	Н	L	L	Н	*	*	*	4C8000h~4CFFFFh
	BA154	Н	L	L	Н	Н	L	Н	L	*	*	*	4D0000h~4D7FFFh
	BA155	Н	L	L	Н	Н	L	Н	Н	*	*	*	4D8000h~4DFFFFh
	BA156	Н	L	L	Н	Н	Н	L	L	*	*	*	4E0000h~4E7FFFh
	BA157	Н	L	L	Н	Н	Н	L	Н	*	*	*	4E8000h~4EFFFFh
	BA158	Н	L	L	Н	Н	Н	Н	L	*	*	*	4F0000h~4F7FFFh
	BA159	Н	L	L	Н	Н	Н	Н	Н	*	*	*	4F8000h~4FFFFFh

20.1. TC58FVM7T5B (Top Boot Block) 6/9

			BL										
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
#	#	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA160	н	L	Н	L	L	L	L	L	*	*	*	500000h~507FFFh
	BA161	н	L	н	L	L	L	L	н	*	*	*	508000h~50FFFFh
	BA162	н	L	Н	L	L	L	Н	L	*	*	*	510000h~517FFFh
	BA163	н	L	Н	L	L	L	Н	Н	*	*	*	518000h~51FFFFh
	BA164	н	L	Н	L	L	Н	L	L	*	*	*	520000h~527FFFh
	BA165	н	L	Н	L	L	Н	L	Н	*	*	*	528000h~52FFFFh
	BA166	н	L	Н	L	L	Н	Н	L	*	*	*	530000h~537FFFh
DK10	BA167	н	L	Н	L	L	Н	Н	Н	*	*	*	538000h~53FFFFh
BK10	BA168	н	L	Н	L	Н	L	L	L	*	*	*	540000h~547FFFh
	BA169	н	L	Н	L	Н	L	L	Н	*	*	*	548000h~54FFFFh
	BA170	н	L	Н	L	Н	L	Н	L	*	*	*	550000h~557FFFh
	BA171	н	L	н	L	Н	L	Н	н	*	*	*	558000h~55FFFFh
	BA172	н	L	н	L	Н	Н	L	L	*	*	*	560000h~567FFFh
	BA173	н	L	Н	L	н	Н	L	Н	*	*	*	568000h~56FFFFh
	BA174	н	L	Н	L	Н	Н	Н	L	*	*	*	570000h~577FFFh
	BA175	н	L	Н	L	Н	Н	Н	Н	*	*	*	578000h~57FFFFh
	BA176	н	L	н	Н	L	L	L	L	*	*	*	580000h~587FFFh
	BA177	н	L	Н	Н	L	L	L	Н	*	*	*	588000h~58FFFFh
	BA178	н	L	Н	Н	L	L	Н	L	*	*	*	590000h~597FFFh
	BA179	н	L	Н	Н	L	L	Н	Н	*	*	*	598000h~59FFFFh
	BA180	н	L	Н	Н	L	Н	L	L	*	*	*	5A0000h~5A7FFFh
	BA181	н	L	Н	Н	L	Н	L	Н	*	*	*	5A8000h~5AFFFFh
	BA182	н	L	Н	Н	L	Н	н	L	*	*	*	5B0000h~5B7FFFh
DIVAL	BA183	н	L	н	Н	L	Н	Н	н	*	*	*	5B8000h~5BFFFFh
BK11	BA184	н	L	Н	Н	н	L	L	L	*	*	*	5C0000h~5C7FFFh
	BA185	н	L	Н	Н	Н	L	L	Н	*	*	*	5C8000h~5CFFFFh
	BA186	н	L	Н	Н	Н	L	Н	L	*	*	*	5D0000h~5D7FFFh
	BA187	н	L	Н	Н	Н	L	Н	Н	*	*	*	5D8000h~5DFFFFh
	BA188	н	L	Н	Н	Н	Н	L	L	*	*	*	5E0000h~5E7FFFh
	BA189	н	L	Н	Н	Н	Н	L	Н	*	*	*	5E8000h~5EFFFFh
	BA190	н	L	Н	Н	Н	Н	Н	L	*	*	*	5F0000h~5F7FFFh
	BA191	н	L	Н	Н	Н	Н	Н	Н	*	*	*	5F8000h~5FFFFFh

20.1. TC58FVM7T5B (Top Boot Block) 7/9

			BL										
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
#	#	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA192	Н	Н	L	L	L	L	L	L	*	*	*	600000h~607FFFh
	BA193	н	Н	L	L	L	L	L	н	*	*	*	608000h~60FFFFh
	BA194	н	Н	L	L	L	L	Н	L	*	*	*	610000h~617FFFh
	BA195	н	Н	L	L	L	L	Н	Н	*	*	*	618000h~61FFFFh
	BA196	н	Н	L	L	L	Н	L	L	*	*	*	620000h~627FFFh
	BA197	н	Н	L	L	L	Н	L	Н	*	*	*	628000h~62FFFFh
	BA198	Н	Н	L	L	L	Н	Н	L	*	*	*	630000h~637FFFh
DICAO	BA199	н	Н	L	L	L	н	Н	н	*	*	*	638000h~63FFFFh
BK12	BA200	Н	Н	L	L	Н	L	L	L	*	*	*	640000h~647FFFh
	BA201	н	Н	L	L	н	L	L	Н	*	*	*	648000h~64FFFFh
	BA202	н	Н	L	L	Н	L	н	L	*	*	*	650000h~657FFFh
	BA203	н	Н	L	L	н	L	Н	Н	*	*	*	658000h~65FFFFh
	BA204	н	Н	L	L	Н	н	L	L	*	*	*	660000h~667FFFh
	BA205	н	Н	L	L	н	н	L	н	*	*	*	668000h~66FFFFh
	BA206	н	Н	L	L	Н	Н	н	L	*	*	*	670000h~677FFFh
	BA207	н	н	L	L	н	н	н	н	*	*	*	678000h~67FFFFh
	BA208	н	Н	L	Н	L	L	L	L	*	*	*	680000h~687FFFh
	BA209	н	Н	L	Н	L	L	L	н	*	*	*	688000h~68FFFFh
	BA210	н	Н	L	Н	L	L	н	L	*	*	*	690000h~697FFFh
	BA211	н	Н	L	Н	L	L	Н	Н	*	*	*	698000h~69FFFFh
	BA212	н	Н	L	Н	L	н	L	L	*	*	*	6A0000h~6A7FFFh
	BA213	н	Н	L	Н	L	Н	L	Н	*	*	*	6A8000h~6AFFFFh
	BA214	н	Н	L	Н	L	Н	Н	L	*	*	*	6B0000h~6B7FFFh
DIGO	BA215	н	Н	L	Н	L	Н	Н	Н	*	*	*	6B8000h~6BFFFFh
BK13	BA216	н	Н	L	Н	н	L	L	L	*	*	*	6C0000h~6C7FFFh
	BA217	н	Н	L	Н	Н	L	L	Н	*	*	*	6C8000h~6CFFFFh
	BA218	н	Н	L	Н	Н	L	Н	L	*	*	*	6D0000h~6D7FFFh
	BA219	Н	Н	L	Н	Н	L	Н	Н	*	*	*	6D8000h~6DFFFFh
	BA220	н	Н	L	Н	Н	Н	L	L	*	*	*	6E0000h~6E7FFFh
	BA221	Н	Н	L	Н	Н	Н	L	Н	*	*	*	6E8000h~6EFFFFh
	BA222	н	Н	L	Н	н	Н	Н	L	*	*	*	6F0000h~6F7FFFh
	BA223	Н	Н	L	Н	Н	Н	Н	Н	*	*	*	6F8000h~6FFFFh

20.1. TC58FVM7T5B (Top Boot Block) 8/9

			BL	OCK A	DDRE	SS							ADDRESS RANGE
BANK #	BLOCK #	B	ANK AI	DDRES	S								
TT IT	n.	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA224	Н	Н	Н	L	L	L	L	L	*	*	*	700000h~707FFFh
	BA225	Н	Н	Н	L	L	L	L	Н	*	*	*	708000h~70FFFFh
	BA226	Н	н	н	L	L	L	н	L	*	*	*	710000h~717FFFh
	BA227	Н	н	н	L	L	L	н	н	*	*	*	718000h~71FFFFh
	BA228	Н	н	Н	L	L	Н	L	L	*	*	*	720000h~727FFFh
	BA229	Н	н	н	L	L	н	L	н	*	*	*	728000h~72FFFFh
	BA230	Н	Н	Н	L	L	н	Н	L	*	*	*	730000h~737FFFh
BK14	BA231	Н	н	н	L	L	н	н	н	*	*	*	738000h~73FFFFh
DR 14	BA232	Н	Н	Н	L	Н	L	L	L	*	*	*	740000h~747FFFh
	BA233	Н	н	н	L	н	L	L	н	*	*	*	748000h~74FFFFh
	BA234	Н	Н	Н	L	н	L	н	L	*	*	*	750000h~757FFFh
	BA235	Н	н	н	L	н	L	н	н	*	*	*	758000h~75FFFFh
	BA236	Н	н	Н	L	н	Н	L	L	*	*	*	760000h~767FFFh
	BA237	Н	н	н	L	н	н	L	н	*	*	*	768000h~76FFFFh
	BA238	Н	Н	Н	L	Н	н	Н	L	*	*	*	770000h~777FFFh
	BA239	Н	н	н	L	н	Н	н	н	*	*	*	778000h~77FFFFh
	BA240	Н	Н	Н	Н	L	L	L	L	*	*	*	780000h~787FFFh
	BA241	Н	Н	н	н	L	L	L	н	*	*	*	788000h~78FFFFh
	BA242	Н	Н	Н	Н	L	L	Н	L	*	*	*	790000h~797FFFh
	BA243	н	н	н	н	L	L	н	н	*	*	*	798000h~79FFFFh
	BA244	Н	H	Н	Н	L	Н	L	L	*	*	*	7A0000h~7A7FFFh
	BA245	н	н	н	н	L	н	L	н	*	*	*	7A8000h~7AFFFFh
	BA246	Н	н	н	н	L	н	н	L	*	*	*	7B0000h~7B7FFFh
BK15	BA247	Н	н	Н	Н	L	Н	н	Н	*	*	*	7B8000h~7BFFFFh
	BA248	н	Н	н	н	Н	L	L	L	*	*	*	7C0000h~7C7FFFh
	BA249	Н	н	н	н	н	L	L	н	*	*	*	7C8000h~7CFFFFh
	BA250	Н	Н	Н	Н	Н	L	Н	L	*	*	*	7D0000h~7D7FFFh
	BA251	Н	Н	Н	Н	Н	L	Н	Н	*	*	*	7D8000h~7DFFFFh
	BA252	Н	Н	Н	Н	Н	Н	L	L	*	*	*	7E0000h~7E7FFFh
	BA253	Н	Н	Н	Н	Н	Н	L	Н	*	*	*	7E8000h~7EFFFh
	BA254	Н	Н	Н	Н	Н	Н	Н	L	*	*	*	7F0000h~7F7FFFh

20.1. TC58FVM7T5B (Top Boot Block) 9/9

			BL	OCK A	DDRE	SS							
BANK #	BLOCK #	B	ANK A	DDRES	s								ADDRESS RANGE
		A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA255	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	7F8000h~7F8FFFh
	BA256	Н	Н	Н	Н	Н	Н	н	Н	L	L	Н	7F9000h~7F9FFFh
	BA257	н	Н	Н	Н	Н	н	н	Н	L	н	L	7FA000h~7FAFFFh
BK15	BA258	н	Н	Н	Н	Н	н	н	Н	L	н	Н	7FB000h~7FBFFFh
DRTJ	BA259	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	L	7FC000h~7FCFFFh
	BA260	н	Н	н	н	Н	н	Н	н	н	L	н	7FD000h~7FDFFFh
	BA261	н	Н	н	н	Н	н	Н	н	н	Н	L	7FE000h~7FEFFFh
	BA262	н	н	н	н	н	н	н	Н	н	Н	Н	7FF000h~7FFFFFh

20.2. TC58FVM7B5B (Bottom Boot Block) 1/9

			BL	OCK A	DDRE	SS							
BANK #	BLOCK #	B	ANK A	DDRES	S								ADDRESS RANGE
		A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA0	L	L	L	L	L	L	L	L	L	L	L	000000h~000FFFh
	BA1	L	L	L	L	L	L	L	L	L	L	Н	001000h~001FFFh
	BA2	L	L	L	L	L	L	L	L	L	Н	L	002000h~002FFFh
BK0	BA3	L	L	L	L	L	L	L	L	L	H	Н	003000h~003FFFh
	BA4	L	L	L	L	L	L	L	L	Н	L	L	004000h~004FFFh
	BA5	L	L	L	L	L	L	L	L	н	L	Н	005000h~005FFFh
	BA6	L	L	L	L	L	L	L	L	Н	Н	L	006000h~006FFFh
	BA7	L	L	L	L	L	L	L	L	Н	Н	Н	007000h~007FFFh

20.2. TC58FVM7B5B (Bottom Boot Block) 2/9

			BL	OCK A	DDRE	SS							
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
	"	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA8	L	L	L	L	L	L	L	Н	*	*	*	008000h~00FFFFh
	BA9	L	L	L	L	L	L	Н	L	*	*	*	010000h~017FFFh
	BA10	L	L	L	L	L	L	н	Н	*	*	*	018000h~01FFFFh
	BA11	L	L	L	L	L	н	L	L	*	*	*	020000h~027FFFh
	BA12	L	L	L	L	L	Н	L	Н	*	*	*	028000h~02FFFFh
	BA13	L	L	L	L	L	н	Н	L	*	*	*	030000h~037FFFh
	BA14	L	L	L	L	L	н	Н	Н	*	*	*	038000h~03FFFFh
BK0	BA15	L	L	L	L	Н	L	L	L	*	*	*	040000h~047FFFh
	BA16	L	L	L	L	н	L	L	Н	*	*	*	048000h~04FFFFh
	BA17	L	L	L	L	Н	L	Н	L	*	*	*	050000h~057FFFh
	BA18	L	L	L	L	н	L	н	Н	*	*	*	058000h~05FFFFh
	BA19	L	L	L	L	н	н	L	L	*	*	*	060000h~067FFFh
	BA20	L	L	L	L	н	Н	L	Н	*	*	*	068000h~06FFFFh
	BA21	L	L	L	L	Н	н	Н	L	*	*	*	070000h~077FFFh
	BA22	L	L	L	L	н	Н	н	Н	*	*	*	078000h~07FFFFh
	BA23	L	L	L	н	L	L	L	L	*	*	*	080000h~087FFFh
	BA24	L	L	L	н	L	L	L	Н	*	*	*	088000h~08FFFFh
	BA25	L	L	L	н	L	L	н	L	*	*	*	090000h~097FFFh
	BA26	L	L	L	Н	L	L	н	Н	*	*	*	098000h~09FFFFh
	BA27	L	L	L	н	L	н	L	L	*	*	*	0A0000h~0A7FFFh
	BA28	L	L	L	Н	L	Н	L	Н	*	*	*	0A8000h~0AFFFFh
	BA29	L	L	L	н	L	Н	н	L	*	*	*	0B0000h~0B7FFFh
DK1	BA30	L	L	L	н	L	н	н	Н	*	*	*	0B8000h~0BFFFFh
BK1	BA31	L	L	L	Н	Н	L	L	L	*	*	*	0C0000h~0C7FFFh
	BA32	L	L	L	Н	Н	L	L	Н	*	*	*	0C8000h~0CFFFFh
	BA33	L	L	L	Н	Н	L	Н	L	*	*	*	0D0000h~0D7FFFh
	BA34	L	L	L	Н	Н	L	Н	Н	*	*	*	0D8000h~0DFFFFh
	BA35	L	L	L	Н	Н	Н	L	L	*	*	*	0E0000h~0E7FFh
	BA36	L	L	L	Н	Н	Н	L	Н	*	*	*	0E8000h~0EFFFh
	BA37	L	L	L	Н	Н	Н	Н	L	*	*	*	0F0000h~0F7FFFh
	BA38	L	L	L	Н	Н	Н	Н	Н	*	*	*	0F8000h~0FFFFFh



20.2. TC58FVM7B5B (Bottom Boot Block) 3/9

			BL	OCK A	DDRE	SS							
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
m	n	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA39	L	L	Н	L	L	L	L	L	*	*	*	100000h~107FFFh
	BA40	L	L	н	L	L	L	L	н	*	*	*	108000h~10FFFFh
	BA41	L	L	н	L	L	L	н	L	*	*	*	110000h~117FFFh
	BA42	L	L	Н	L	L	L	Н	Н	*	*	*	118000h~11FFFFh
	BA43	L	L	Н	L	L	Н	L	L	*	*	*	120000h~127FFFh
	BA44	L	L	Н	L	L	Н	L	Н	*	*	*	128000h~12FFFFh
	BA45	L	L	Н	L	L	Н	Н	L	*	*	*	130000h~137FFFh
BK2	BA46	L	L	н	L	L	н	Н	н	*	*	*	138000h~13FFFFh
BKZ	BA47	L	L	Н	L	Н	L	L	L	*	*	*	140000h~147FFFh
	BA48	L	L	н	L	Н	L	L	н	*	*	*	148000h~14FFFFh
	BA49	L	L	Н	L	Н	L	Н	L	*	*	*	150000h~157FFFh
	BA50	L	L	н	L	Н	L	Н	н	*	*	*	158000h~15FFFFh
	BA51	L	L	Н	L	Н	Н	L	L	*	*	*	160000h~167FFFh
	BA52	L	L	Н	L	Н	Н	L	Н	*	*	*	168000h~16FFFFh
	BA53	L	L	Н	L	Н	Н	Н	L	*	*	*	170000h~177FFFh
	BA54	L	L	н	L	Н	н	Н	н	*	*	*	178000h~17FFFFh
	BA55	L	L	н	Н	L	L	L	L	*	*	*	180000h~187FFFh
	BA56	L	L	Н	Н	L	L	L	Н	*	*	*	188000h~18FFFFh
	BA57	L	L	Н	Н	L	L	Н	L	*	*	*	190000h~197FFFh
	BA58	L	L	н	Н	L	L	Н	н	*	*	*	198000h~19FFFFh
	BA59	L	L	Н	Н	L	Н	L	L	*	*	*	1A0000h~1A7FFFh
	BA60	L	L	Н	Н	L	Н	L	Н	*	*	*	1A8000h~1AFFFFh
	BA61	L	L	н	Н	L	н	Н	L	*	*	*	1B0000h~1B7FFFh
DK2	BA62	L	L	Н	Н	L	Н	Н	Н	*	*	*	1B8000h~1BFFFFh
BK3	BA63	L	L	Н	Н	Н	L	L	L	*	*	*	1C0000h~1C7FFFh
	BA64	L	L	Н	Н	Н	L	L	Н	*	*	*	1C8000h~1CFFFFh
	BA65	L	L	Н	Н	Н	L	Н	L	*	*	*	1D0000h~1D7FFFh
	BA66	L	L	Н	Н	Н	L	Н	Н	*	*	*	1D8000h~1DFFFFh
	BA67	L	L	Н	Н	Н	Н	L	L	*	*	*	1E0000h~1E7FFFh
	BA68	L	L	Н	Н	Н	Н	L	Н	*	*	*	1E8000h~1EFFFFh
	BA69	L	L	Н	Н	Н	Н	Н	L	*	*	*	1F0000h~1F7FFFh
	BA70	L	L	Н	Н	Н	Н	Н	Н	*	*	*	1F8000h~1FFFFFh

20.2. TC58FVM7B5B (Bottom Boot Block) 4/9

			BL	OCK A	DDRE	SS							
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
		A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA71	L	Н	L	L	L	L	L	L	*	*	*	200000h~207FFFh
	BA72	L	н	L	L	L	L	L	н	*	*	*	208000h~20FFFFh
	BA73	L	Н	L	L	L	L	Н	L	*	*	*	210000h~217FFFh
	BA74	L	Н	L	L	L	L	Н	Н	*	*	*	218000h~21FFFFh
	BA75	L	Н	L	L	L	Н	L	L	*	*	*	220000h~227FFFh
	BA76	L	Н	L	L	L	Н	L	Н	*	*	*	228000h~22FFFFh
	BA77	L	н	L	L	L	н	Н	L	*	*	*	230000h~237FFFh
DK4	BA78	L	Н	L	L	L	Н	Н	Н	*	*	*	238000h~23FFFFh
BK4	BA79	L	Н	L	L	Н	L	L	L	*	*	*	240000h~247FFFh
	BA80	L	н	L	L	Н	L	L	н	*	*	*	248000h~24FFFFh
	BA81	L	Н	L	L	Н	L	Н	L	*	*	*	250000h~257FFFh
	BA82	L	н	L	L	Н	L	Н	н	*	*	*	258000h~25FFFFh
	BA83	L	н	L	L	Н	Н	L	L	*	*	*	260000h~267FFFh
	BA84	L	н	L	L	Н	н	L	н	*	*	*	268000h~26FFFFh
	BA85	L	Н	L	L	Н	Н	Н	L	*	*	*	270000h~277FFFh
	BA86	L	н	L	L	Н	н	Н	н	*	*	*	278000h~27FFFFh
	BA87	L	н	L	н	L	L	L	L	*	*	*	280000h~287FFFh
	BA88	L	Н	L	Н	L	L	L	Н	*	*	*	288000h~28FFFFh
	BA89	L	Н	L	Н	L	L	Н	L	*	*	*	290000h~297FFFh
	BA90	L	н	L	н	L	L	Н	н	*	*	*	298000h~29FFFFh
	BA91	L	Н	L	Н	L	Н	L	L	*	*	*	2A0000h~2A7FFFh
	BA92	L	Н	L	Н	L	Н	L	Н	*	*	*	2A8000h~2AFFFFh
	BA93	L	н	L	н	L	н	Н	L	*	*	*	2B0000h~2B7FFFh
DKE	BA94	L	Н	L	Н	L	Н	Н	Н	*	*	*	2B8000h~2BFFFFh
BK5	BA95	L	Н	L	Н	Н	L	L	L	*	*	*	2C0000h~2C7FFFh
	BA96	L	Н	L	Н	Н	L	L	Н	*	*	*	2C8000h~2CFFFFh
	BA97	L	Н	L	Н	Н	L	Н	L	*	*	*	2D0000h~2D7FFFh
	BA98	L	Н	L	Н	Н	L	Н	Н	*	*	*	2D8000h~2DFFFFh
	BA99	L	Н	L	Н	Н	Н	L	L	*	*	*	2E0000h~2E7FFFh
	BA100	L	Н	L	Н	Н	Н	L	Н	*	*	*	2E8000h~2EFFFFh
	BA101	L	Н	L	Н	Н	Н	Н	L	*	*	*	2F0000h~2F7FFFh
	BA102	L	н	L	н	н	Н	Н	Н	*	*	*	2F8000h~2FFFFFh

20.2. TC58FVM7B5B (Bottom Boot Block) 5/9

			BL	.OCK A	DDRE	SS							
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
		A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA103	L	Н	Н	L	L	L	L	L	*	*	*	300000h~307FFFh
	BA104	L	Н	Н	L	L	L	L	Н	*	*	*	308000h~30FFFFh
	BA105	L	Н	Н	L	L	L	Н	L	*	*	*	310000h~317FFFh
	BA106	L	Н	Н	L	L	L	Н	Н	*	*	*	318000h~31FFFFh
	BA107	L	Н	Н	L	L	Н	L	L	*	*	*	320000h~327FFFh
	BA108	L	Н	Н	L	L	Н	L	Н	*	*	*	328000h~32FFFFh
	BA109	L	Н	Н	L	L	Н	Н	L	*	*	*	330000h~337FFFh
DKC	BA110	L	Н	Н	L	L	Н	Н	Н	*	*	*	338000h~33FFFFh
BK6	BA111	L	Н	Н	L	Н	L	L	L	*	*	*	340000h~347FFFh
	BA112	L	Н	н	L	Н	L	L	Н	*	*	*	348000h~34FFFFh
	BA113	L	Н	Н	L	Н	L	Н	L	*	*	*	350000h~357FFFh
	BA114	L	Н	н	L	Н	L	Н	Н	*	*	*	358000h~35FFFFh
	BA115	L	Н	Н	L	Н	Н	L	L	*	*	*	360000h~367FFFh
	BA116	L	Н	Н	L	Н	Н	L	Н	*	*	*	368000h~36FFFFh
	BA117	L	Н	Н	L	Н	Н	Н	L	*	*	*	370000h~377FFFh
	BA118	L	Н	н	L	Н	Н	Н	Н	*	*	*	378000h~37FFFFh
	BA119	L	н	н	н	L	L	L	L	*	*	*	380000h~387FFFh
	BA120	L	Н	Н	Н	L	L	L	Н	*	*	*	388000h~38FFFFh
	BA121	L	Н	Н	Н	L	L	Н	L	*	*	*	390000h~397FFFh
	BA122	L	Н	н	н	L	L	Н	Н	*	*	*	398000h~39FFFFh
	BA123	L	Н	н	н	L	Н	L	L	*	*	*	3A0000h~3A7FFFh
	BA124	L	Н	Н	Н	L	Н	L	Н	*	*	*	3A8000h~3AFFFFh
	BA125	L	Н	н	н	L	Н	Н	L	*	*	*	3B0000h~3B7FFFh
DICT	BA126	L	Н	н	н	L	Н	Н	Н	*	*	*	3B8000h~3BFFFFh
BK7	BA127	L	Н	Н	Н	Н	L	L	L	*	*	*	3C0000h~3C7FFFh
	BA128	L	Н	Н	Н	Н	L	L	Н	*	*	*	3C8000h~3CFFFFh
	BA129	L	Н	Н	Н	Н	L	Н	L	*	*	*	3D0000h~3D7FFFh
	BA130	L	Н	Н	Н	Н	L	Н	Н	*	*	*	3D8000h~3DFFFFh
	BA131	L	Н	Н	Н	Н	Н	L	L	*	*	*	3E0000h~3E7FFFh
	BA132	L	Н	Н	Н	Н	Н	L	Н	*	*	*	3E8000h~3EFFFFh
	BA133	L	Н	Н	Н	Н	Н	Н	L	*	*	*	3F0000h~3F7FFFh
	BA134	L	Н	Н	Н	Н	Н	Н	Н	*	*	*	3F8000h~3FFFFFh

20.2. TC58FVM7B5B (Bottom Boot Block) 6/9

			BL	OCK A	DDRES	SS							
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
#		A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA135	Н	L	L	L	L	L	L	L	*	*	*	400000h~407FFFh
	BA136	Н	L	L	L	L	L	L	Н	*	*	*	408000h~40FFFFh
	BA137	Н	L	L	L	L	L	н	L	*	*	*	410000h~417FFFh
	BA138	Н	L	L	L	L	L	н	н	*	*	*	418000h~41FFFFh
	BA139	Н	L	L	L	L	Н	L	L	*	*	*	420000h~427FFFh
	BA140	н	L	L	L	L	н	L	н	*	*	*	428000h~42FFFFh
	BA141	Н	L	L	L	L	н	н	L	*	*	*	430000h~437FFFh
BK8	BA142	н	L	L	L	L	Н	Н	Н	*	*	*	438000h~43FFFFh
BKO	BA143	н	L	L	L	Н	L	L	L	*	*	*	440000h~447FFFh
	BA144	н	L	L	L	Н	L	L	н	*	*	*	448000h~44FFFFh
	BA145	Н	L	L	L	Н	L	Н	L	*	*	*	450000h~457FFFh
	BA146	н	L	L	L	Н	L	Н	Н	*	*	*	458000h~45FFFFh
	BA147	Н	L	L	L	Н	Н	L	L	*	*	*	460000h~467FFFh
	BA148	н	L	L	L	Н	Н	L	Н	*	*	*	468000h~46FFFFh
	BA149	н	L	L	L	Н	Н	Н	L	*	*	*	470000h~477FFFh
	BA150	н	L	L	L	Н	Н	Н	Н	*	*	*	478000h~47FFFFh
	BA151	н	L	L	н	L	L	L	L	*	*	*	480000h~487FFFh
	BA152	н	L	L	Н	L	L	L	Н	*	*	*	488000h~48FFFFh
	BA153	н	L	L	Н	L	L	Н	L	*	*	*	490000h~497FFFh
	BA154	Н	L	L	Н	L	L	Н	Н	*	*	*	498000h~49FFFFh
	BA155	н	L	L	н	L	н	L	L	*	*	*	4A0000h~4A7FFFh
	BA156	н	L	L	Н	L	Н	L	Н	*	*	*	4A8000h~4AFFFFh
	BA157	н	L	L	Н	L	Н	Н	L	*	*	*	4B0000h~4B7FFFh
DK0	BA158	Н	L	L	Н	L	Н	Н	Н	*	*	*	4B8000h~4BFFFFh
BK9	BA159	Н	L	L	Н	Н	L	L	L	*	*	*	4C0000h~4C7FFFh
	BA160	Н	L	L	Н	Н	L	L	Н	*	*	*	4C8000h~4CFFFFh
	BA161	Н	L	L	Н	Н	L	Н	L	*	*	*	4D0000h~4D7FFFh
	BA162	Н	L	L	Н	Н	L	Н	Н	*	*	*	4D8000h~4DFFFFh
	BA163	Н	L	L	Н	Н	Н	L	L	*	*	*	4E0000h~4E7FFFh
	BA164	Н	L	L	Н	Н	Н	L	Н	*	*	*	4E8000h~4EFFFFh
	BA165	Н	L	L	Н	Н	Н	Н	L	*	*	*	4F0000h~4F7FFFh
	BA166	Н	L	L	Н	Н	Н	Н	Н	*	*	*	4F8000h~4FFFFFh

20.2. TC58FVM7B5B (Bottom Boot Block) 7/9

			BL	OCK A	DDRE	SS							
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
#	#	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA167	Н	L	Н	L	L	L	L	L	*	*	*	500000h~507FFFh
	BA168	н	L	Н	L	L	L	L	н	*	*	*	508000h~50FFFFh
	BA169	н	L	Н	L	L	L	Н	L	*	*	*	510000h~517FFFh
	BA170	н	L	Н	L	L	L	Н	н	*	*	*	518000h~51FFFFh
	BA171	н	L	Н	L	L	н	L	L	*	*	*	520000h~527FFFh
	BA172	н	L	Н	L	L	Н	L	Н	*	*	*	528000h~52FFFFh
	BA173	н	L	Н	L	L	Н	Н	L	*	*	*	530000h~537FFFh
BK10	BA174	н	L	Н	L	L	н	Н	н	*	*	*	538000h~53FFFFh
	BA175	н	L	Н	L	Н	L	L	L	*	*	*	540000h~547FFFh
	BA176	н	L	н	L	н	L	L	н	*	*	*	548000h~54FFFFh
	BA177	н	L	н	L	н	L	н	L	*	*	*	550000h~557FFFh
	BA178	н	L	Н	L	Н	L	Н	н	*	*	*	558000h~55FFFFh
	BA179	н	L	н	L	н	н	L	L	*	*	*	560000h~567FFFh
	BA180	н	L	Н	L	Н	н	L	н	*	*	*	568000h~56FFFFh
	BA181	н	L	н	L	н	н	н	L	*	*	*	570000h~577FFFh
	BA182	н	L	Н	L	Н	Н	Н	Н	*	*	*	578000h~57FFFFh
	BA183	н	L	Н	н	L	L	L	L	*	*	*	580000h~587FFFh
	BA184	н	L	Н	н	L	L	L	Н	*	*	*	588000h~58FFFFh
	BA185	н	L	Н	н	L	L	Н	L	*	*	*	590000h~597FFFh
	BA186	н	L	Н	н	L	L	Н	н	*	*	*	598000h~59FFFFh
	BA187	н	L	Н	н	L	Н	L	L	*	*	*	5A0000h~5A7FFFh
	BA188	н	L	Н	н	L	н	L	н	*	*	*	5A8000h~5AFFFFh
	BA189	н	L	Н	н	L	Н	Н	L	*	*	*	5B0000h~5B7FFFh
	BA190	н	L	Н	н	L	н	Н	н	*	*	*	5B8000h~5BFFFFh
BK11	BA191	н	L	Н	н	Н	L	L	L	*	*	*	5C0000h~5C7FFFh
	BA192	Н	L	Н	Н	Н	L	L	Н	*	*	*	5C8000h~5CFFFFh
	BA193	н	L	Н	н	Н	L	Н	L	*	*	*	5D0000h~5D7FFFh
	BA194	н	L	Н	н	Н	L	Н	н	*	*	*	5D8000h~5DFFFFh
	BA195	н	L	Н	н	Н	Н	L	L	*	*	*	5E0000h~5E7FFFh
	BA196	н	L	Н	н	Н	н	L	н	*	*	*	5E8000h~5EFFFFh
	BA197	н	L	Н	н	Н	Н	Н	L	*	*	*	5F0000h~5F7FFFh
	BA198	н	L	Н	н	Н	Н	Н	Н	*	*	*	5F8000h~5FFFFFh

20.2. TC58FVM7B5B (Bottom Boot Block) 8/9

DANK			BL	OCK A		SS							
BANK #	BLOCK #	B	ANK AI	DDRES	S								ADDRESS RANGE
		A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA199	Н	Н	L	L	L	L	L	L	*	*	*	600000h~607FFFh
	BA200	Н	Н	L	L	L	L	L	н	*	*	*	608000h~60FFFFh
	BA201	н	Н	L	L	L	L	н	L	*	*	*	610000h~617FFFh
	BA202	Н	Н	L	L	L	L	н	н	*	*	*	618000h~61FFFFh
	BA203	н	Н	L	L	L	Н	L	L	*	*	*	620000h~627FFFh
	BA204	Н	Н	L	L	L	Н	L	н	*	*	*	628000h~62FFFFh
	BA205	Н	Н	L	L	L	Н	Н	L	*	*	*	630000h~637FFFh
DK40	BA206	н	Н	L	L	L	Н	н	н	*	*	*	638000h~63FFFFh
BK12	BA207	Н	Н	L	L	Н	L	L	L	*	*	*	640000h~647FFFh
	BA208	н	Н	L	L	Н	L	L	Н	*	*	*	648000h~64FFFFh
	BA209	н	Н	L	L	н	L	Н	L	*	*	*	650000h~657FFFh
	BA210	н	н	L	L	н	L	н	н	*	*	*	658000h~65FFFFh
	BA211	н	н	L	L	н	н	L	L	*	*	*	660000h~667FFFh
	BA212	н	н	L	L	н	н	L	н	*	*	*	668000h~66FFFFh
	BA213	н	Н	L	L	н	Н	Н	L	*	*	*	670000h~677FFFh
	BA214	н	н	L	L	н	н	н	н	*	*	*	678000h~67FFFFh
	BA215	н	Н	L	н	L	L	L	L	*	*	*	680000h~687FFFh
	BA216	н	н	L	н	L	L	L	н	*	*	*	688000h~68FFFFh
	BA217	н	Н	L	н	L	L	Н	L	*	*	*	690000h~697FFFh
	BA218	н	н	L	н	L	L	н	н	*	*	*	698000h~69FFFFh
	BA219	н	Н	L	н	L	н	L	L	*	*	*	6A0000h~6A7FFFh
	BA220	н	н	L	н	L	н	L	н	*	*	*	6A8000h~6AFFFFh
	BA221	Н	Н	L	н	L	Н	Н	L	*	*	*	6B0000h~6B7FFFh
DIKAG	BA222	Н	Н	L	Н	L	Н	Н	Н	*	*	*	6B8000h~6BFFFFh
BK13	BA223	Н	Н	L	Н	Н	L	L	L	*	*	*	6C0000h~6C7FFFh
	BA224	Н	Н	L	н	Н	L	L	Н	*	*	*	6C8000h~6CFFFFh
	BA225	Н	Н	L	Н	Н	L	Н	L	*	*	*	6D0000h~6D7FFFh
	BA226	Н	Н	L	н	Н	L	н	н	*	*	*	6D8000h~6DFFFFh
	BA227	Н	Н	L	Н	Н	Н	L	L	*	*	*	6E0000h~6E7FFh
	BA228	Н	Н	L	н	Н	Н	L	н	*	*	*	6E8000h~6EFFFFh
	BA229	Н	Н	L	Н	Н	Н	Н	L	*	*	*	6F0000h~6F7FFFh
	BA230	Н	Н	L	Н	Н	Н	Н	Н	*	*	*	6F8000h~6FFFFh

20.2. TC58FVM7B5B (Bottom Boot Block) 9/9

			В	LOCK	ADDR	ESS							
BANK #	BLOCK #	B	ANK AI	DDRES	SS								ADDRESS RANGE
11	TT TT	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	
	BA231	Н	Н	Н	L	L	L	L	L	*	*	*	700000h~707FFFh
	BA232	Н	Н	Н	L	L	L	L	Н	*	*	*	708000h~70FFFFh
	BA233	Н	Н	Н	L	L	L	Н	L	*	*	*	710000h~717FFFh
	BA234	Н	Н	Н	L	L	L	Н	Н	*	*	*	718000h~71FFFFh
	BA235	Н	Н	Н	L	L	Н	L	L	*	*	*	720000h~727FFFh
	BA236	Н	Н	Н	L	L	Н	L	Н	*	*	*	728000h~72FFFFh
	BA237	Н	Н	Н	L	L	Н	н	L	*	*	*	730000h~737FFFh
BK14	BA238	Н	Н	Н	L	L	Н	Н	Н	*	*	*	738000h~73FFFFh
	BA239	Н	Н	Н	L	Н	L	L	L	*	*	*	740000h~747FFFh
	BA240	Н	Н	Н	L	Н	L	L	Н	*	*	*	748000h~74FFFFh
	BA241	Н	Н	Н	L	Н	L	Н	L	*	*	*	750000h~757FFFh
	BA242	Н	Н	Н	L	Н	L	Н	Н	*	*	*	758000h~75FFFFh
	BA243	Н	Н	Н	L	Н	Н	L	L	*	*	*	760000h~767FFFh
	BA244	Н	Н	Н	L	Н	Н	L	Н	*	*	*	768000h~76FFFFh
	BA245	Н	Н	Н	L	Н	Н	Н	L	*	*	*	770000h~777FFFh
	BA246	Н	Н	Н	L	Н	Н	Н	Н	*	*	*	778000h~77FFFFh
	BA247	Н	Н	Н	Н	L	L	L	L	*	*	*	780000h~787FFFh
	BA248	Н	Н	Н	Н	L	L	L	Н	*	*	*	788000h~78FFFFh
	BA249	Н	Н	Н	Н	L	L	н	L	*	*	*	790000h~797FFFh
	BA250	Н	Н	Н	Н	L	L	н	Н	*	*	*	798000h~79FFFFh
	BA251	Н	Н	Н	Н	L	Н	L	L	*	*	*	7A0000h~7A7FFFh
	BA252	Н	Н	Н	Н	L	Н	L	Н	*	*	*	7A8000h~7AFFFFh
	BA253	Н	Н	Н	Н	L	Н	н	L	*	*	*	7B0000h~7B7FFFh
DK45	BA254	Н	Н	Н	Н	L	Н	н	Н	*	*	*	7B8000h~7BFFFFh
BK15	BA255	Н	Н	Н	Н	Н	L	L	L	*	*	*	7C0000h~7C7FFFh
	BA256	Н	Н	Н	Н	Н	L	L	Н	*	*	*	7C8000h~7CFFFFh
	BA257	н	Н	Н	Н	Н	L	Н	L	*	*	*	7D0000h~7D7FFFh
	BA258	Н	Н	Н	Н	Н	L	Н	Н	*	*	*	7D8000h~7DFFFFh
	BA259	Н	Н	Н	Н	Н	Н	L	L	*	*	*	7E0000h~7E7FFFh
	BA260	Н	Н	Н	Н	Н	Н	L	Н	*	*	*	7E8000h~7EFFFFh
	BA261	н	Н	Н	Н	Н	Н	Н	L	*	*	*	7F0000h~7F7FFFh
	BA262	Н	Н	Н	Н	Н	Н	Н	Н	*	*	*	7F8000h~7FFFFFh

21. BLOCK SIZE TABLE

21.1. TC58FVM7T5B (Top Boot Block)

BLOCK #	BLOCK SIZE	BANK #	BANK SIZE	BLOCK COUNT
BA0~BA15	32 Kwords x 16	BK0	512 Kwords	16
BA16~BA31	32 Kwords x 16	BK1	512 Kwords	16
BA32~BA47	32 Kwords x 16	BK2	512 Kwords	16
BA48~BA63	32 Kwords x 16	BK3	512 Kwords	16
BA64~BA79	32 Kwords x 16	BK4	512 Kwords	16
BA80~BA95	32 Kwords x 16	BK5	512 Kwords	16
BA96~BA111	32 Kwords x 16	BK6	512 Kwords	16
BA112~BA127	32 Kwords x 16	BK7	512 Kwords	16
BA128~BA143	32 Kwords x 16	BK8	512 Kwords	16
BA144~BA159	32 Kwords x 16	BK9	512 Kwords	16
BA160~BA175	32 Kwords x 16	BK10	512 Kwords	16
BA176~BA191	32 Kwords x 16	BK11	512 Kwords	16
BA192~BA207	32 Kwords x 16	BK12	512 Kwords	16
BA208~BA223	32 Kwords x 16	BK13	512 Kwords	16
BA224~BA239	32 Kwords x 16	BK14	512 Kwords	16
BA240~BA262	32 Kwords x 15 4 Kwords x 8	BK15	512 Kwords	23

21.2. TC58FVM7B5B (Bottom Boot Block)


BLOCK #	BLOCK SIZE	BANK #	BANK SIZE	BLOCK COUNT
BA0~BA22	32 Kwords x 15 4 Kwords x 8	BK0	512 Kwords	23
BA23~BA38	32 Kwords x 16	BK1	512 Kwords	16
BA39~BA54	32 Kwords x 16	BK2	512 Kwords	16
BA55~BA70	32 Kwords x 16	BK3	512 Kwords	16
BA71~BA86	32 Kwords x 16	BK4	512 Kwords	16
BA87~BA102	32 Kwords x 16	BK5	512 Kwords	16
BA103~BA118	32 Kwords x 16	BK6	512 Kwords	16
BA119~BA134	32 Kwords x 16	BK7	512 Kwords	16
BA135~BA150	32 Kwords x 16	BK8	512 Kwords	16
BA151~BA166	32 Kwords x 16	BK9	512 Kwords	16
BA167~BA182	32 Kwords x 16	BK10	512 Kwords	16
BA183~BA198	32 Kwords x 16	BK11	512 Kwords	16
BA199~BA214	32 Kwords x 16	BK12	512 Kwords	16
BA215~BA230	32 Kwords x 16	BK13	512 Kwords	16
BA231~BA246	32 Kwords x 16	BK14	512 Kwords	16
BA247~BA262	32 Kwords x 16	BK15	512 Kwords	16


TC58FVM7(T/B)5B(TG/XG)65

22. PACKAGE DIMENSIONS

TOSHIBA

unit : mm






TOSHIBA

TSOPI56-P-1420-0.50





23. REVISION HISTORY

Date	Rev.	Description
2004-07-22	1.00	Original version
2004-09-06	1.01	Change of the address which makes password unlock possible.
2004-10-04	1.02	The state of the RDY pin in password mode is added.
2004-10-13	1.03	Changed Specification (tSUSP)
2004-11-04	1.04	Changed of the comment.
2004-11-17	1.05	Changed the Hidden Rom Exit Address.
2005-01-11	1.06	Changed Specification (tSUSE/tREADY/tPPAW)
2005-02-28	1.07	Changed an explanation of Simultaneous Read/Write Operation (p.9), and Package Dimensions of TFGBA.
2005-06-24	1.08	Changed Specification (VDD)
2005-08-02	1.09	Added Specification of Pin Capacitance. (WP/ACC)
2005-08-22	1.10	Added timing diagrams.
2005-08-29	1.11	Changed TSOP package name. (p.1)
2006-02-23	1.12	Comment addition of "Lead-Free". (p.1)
2006-05-10	1.13	Correct PIN ASSIGNMENT of TSOP. (p.4) Correct comment of Program Suspend/Resume and Erase Suspend/Resume.

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.