

# 256K (32K x 8) Static RAM

#### **Features**

■ Temperature Ranges

☐ Commercial: 0°C to 70°C
☐ Industrial: -40°C to 85°C
☐ Automotive-A: -40°C to 85°C
☐ Automotive-E: -40°C to 125°C

■ High Speed: 55 ns

■ Voltage Range: 4.5V to 5.5V Operation

■ Low Active Power

□ 275 mW (max)

■ Low Standby Power (LL version)

□ 82.5 µW (max)

■ Easy Memory Expansion with CE and OE Features

■ TTL-Compatible Inputs and Outputs

■ Automatic Power Down when Deselected

■ CMOS for Optimum Speed and Power


Available in Pb-free and Non Pb-free 28-Pin (600-mil) PDIP, 28-Pin (300-mil) Narrow SOIC, 28-Pin TSOP-I, and 28-Pin Reverse TSOP-I Packages

# **Functional Description**

The CY62256N<sup>[1]</sup> is a high performance CMOS static RAM organized as 32K words by 8 bits. Easy <u>me</u>mory expansion is provided by an <u>active LOW</u> chip enable (CE) and active LOW output enable (OE) and tristate drivers. This device has an automatic power down feature, reducing the power consumption by 99.9 percent when deselected.

An active LOW write enable signal ( $\overline{\text{WE}}$ )  $\underline{\text{con}}$ trols  $\underline{\text{the}}$  writing/reading operation of the memory. When  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs are both LOW, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>14</sub>). Reading the device is  $\underline{\text{ac}}$ complished by selecting the  $\underline{\text{de}}$ vice and enabling the outputs,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  active LOW, while  $\overline{\text{WE}}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.



Note

1. For best practice recommendations, do refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com

Cypress Semiconductor Corporation
Document #: 001-06511 Rev. \*B

198 Champion Court

San Jose, CA 95134-1709

• 408-943-2600



#### **Product Portfolio**

							Power Di	ssipation	
Pro	Product		V <sub>CC</sub> Range (V)			Operat (m	ing, I <sub>CC</sub> nA)	Standby, I <sub>SB2</sub> (μA)	
		Min	Typ <sup>[2]</sup>	Max		Typ <sup>[2]</sup>	Max	Typ <sup>[2]</sup>	Max
CY62256NL	Commercial / Industrial	4.5	5.0	5.5	70	25	50	2	50
CY62256NLL	Commercial				70	25	50	0.1	5
CY62256NLL	Industrial				55/70	25	50	0.1	10
CY62256NLL	Automotive-A				55/70	25	50	0.1	10
CY62256NLL	Automotive-E				55	25	50	0.1	15

# **Pin Configurations**

Figure 1. 28-Pin DIP and Narrow SOIC




Figure 2. 28-Pin TSOP I and Reverse TSOP I




Table 1. Pin Definitions

Pin Number	Type	Description
1–10, 21, 23–26	Input	A <sub>0</sub> -A <sub>14</sub> . Address Inputs
11–13, 15–19,	Input/Output	I/O <sub>0</sub> -I/O <sub>7</sub> . Data lines. Used as input or output lines depending on operation
27	Input/Control	<b>WE</b> . When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted
20	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip
22	Input/Control	<b>OE</b> . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins
14	Ground	GND. Ground for the device
28	Power Supply	V <sub>CC</sub> . Power supply for the device

Note

Document #: 001-06511 Rev. \*B

Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T<sub>A</sub> = 25°C, V<sub>CC</sub>). Parameters are guaranteed by design and characterization, and not 100% tested.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......-55°C to +125°C Supply Voltage to Ground Potential (Pin 28 to Pin 14)......0.5V to +7.0V DC Input Voltage  $^{[3]}$  ...... –0.5V to V<sub>CC</sub> + 0.5V Output Current into Outputs (LOW)......20 mA

Static Discharge Voltage	> 2001V
(per MIL-STD-883, Method 3015)	
Latch up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> ) <sup>[4]</sup>	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%
Automotive-A	-40°C to +85°C	5V ± 10%
Automotive-E	-40°C to +125°C	5V ± 10%

### **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Con		-55			-70			
Parameter	Description	lest con	uilions	Min	Typ <sup>[2]</sup>	Max	Min	Typ <sup>[2]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = $-1$	.0 mA	2.4			2.4			V
$V_{OL}$	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1	mA			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> +0.5V	2.2		V <sub>CC</sub> +0.5V	V
V <sub>IL</sub>	Input LOW Voltage			-0.5		0.8	-0.5		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-0.5		+0.5	-0.5		+0.5	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Out	put Disabled	-0.5		+0.5	-0.5		+0.5	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC}$ = Max., $I_{OUT}$ = 0 mA,	L-Commercial/ Industrial					25	50	mA
		$f = f_{MAX} = 1/t_{RC}$	LL-Commercial					25	50	mA
			LL - Industrial		25	50		25	50	mA
			LL - Auto-A		25	50		25	50	mA
			LL - Auto-E		25	50				mA
I <sub>SB1</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ ,	L					0.4	0.6	mA
	Power down Current— TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ ,	LL-Commercial					0.3	0.5	mA
	ITTE IIIputs	$f = f_{MAX}$	LL - Industrial		0.3	0.5		0.3	0.5	mA
			LL - Auto-A		0.3	0.5		0.3	0.5	mA
			LL - Auto-E		0.3	0.5				mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	L					2	50	μА
	Power down Current— CMOS Inputs	$CE \ge V_{CC} - 0.3V$	LL-Commercial					0.1	5	μА
	CWO3 inputs	$V_{IN} \ge V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$ , f = 0	LL - Industrial		0.1	10		0.1	10	μА
			LL - Auto-A		0.1	10		0.1	10	μА
			LL - Auto-E		0.1	15				μА

# Capacitance

Parameter	Description	Test Conditions <sup>[5]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0V	8	pF

#### Notes

- V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
   T<sub>A</sub> is the "Instant-On" case temperature.
   Tested initially and after any design or process changes that may affect these parameters.


Document #: 001-06511 Rev. \*B



### **Thermal Resistance**

Parameter	Description <sup>[5]</sup>	Test Conditions	DIP	SOIC	TSOP	RTSOP	Unit
$\Theta_{JA}$		Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	75.61	76.56	93.89	93.89	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)		43.12	36.07	24.64	24.64	°C/W

Figure 3. AC Test Loads and Waveforms



# **Data Retention Characteristics**

Parameter	Descrip	otion	Conditions <sup>[6]</sup>	Min	<b>Typ</b> <sup>[2]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			2.0			V
I <sub>CCDR</sub>	Data Retention Current		$V_{CC} = 2.0V, \overline{CE} \ge V_{CC} - 0.3V,$		2	50	μΑ
		LL-Commercial	$V_{IN} \ge V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$		0.1	5	μΑ
		LL - Industrial/Auto-A			0.1	10	μΑ
		LL - Auto-E			0.1	10	μА
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Re	etention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time	e		t <sub>RC</sub>			ns

Figure 4. Data Retention Waveform



Note

Document #: 001-06511 Rev. \*B

<sup>6.</sup> No input may exceed  $V_{\rm CC}$  + 0.5V.




# Switching Characteristics Over the Operating Range<sup>[7]</sup>

D	Donosintias.	CY62:	256N-55	CY622	256N-70	11!4
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle						•
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[8]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8, 9]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[8]</sup>	5		5		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[8, 9]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power down		55		70	ns
Write Cycle <sup>[10,</sup>	, 11]					•
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Setup to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		50		ns
t <sub>SD</sub>	Data Setup to Write End			30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[8, 9]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[8]</sup>	5		5		ns

# **Switching Waveforms**

Figure 5. Read Cycle No. 1<sup>[12, 13]</sup>



#### Notes

- Notes

  7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}I_{OH}$  and 100-pF load capacitance.

  8. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  for any device.

  9.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

  10. The internal Write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the Write.

  11. The minimum Write cycle time for Write Cycle #3 (WE controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

  12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

- 13. WE is HIGH for Read cycle.



# Switching Waveforms (continued)

Figure 6. Read Cycle No. 2<sup>[13, 14]</sup>




Figure 7. Write Cycle No. 1 (WE Controlled)[10, 15, 16]





Figure 8. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled)[10, 15, 16]



- Notes

  14. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.

  15. Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .


  16. If  $\overline{\text{CE}}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

  17. During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[11, 16]







# **Typical DC and AC Characteristics**






# Typical DC and AC Characteristics (continued)







# **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	X	Х	High-Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62256NLL-55SNI	51-85092	28-Pin (300-Mil) Narrow SOIC	Industrial
	CY62256NLL-55SNXI		28-Pin (300-Mil) Narrow SOIC (Pb-Free)	
	CY62256NLL-55ZI	51-85071	28-Pin TSOP I	
	CY62256NLL-55ZXI		28-Pin TSOP I (Pb-Free)	
	CY62256NLL-55ZXA	51-85071	28-Pin TSOP I (Pb-Free)	Automotive-A
	CY62256NLL-55SNXE	51-85092	28-Pin (300-Mil) Narrow SOIC (Pb-Free)	Automotive-E
	CY62256NLL-55ZXE	51-85071	28-Pin TSOP I (Pb-Free)	
	CY62256NLL-55ZRXE	51-85074	28-Pin Reverse TSOP I (Pb-Free)	
70	CY62256NL-70PC	51-85017	28-Pin (600-Mil) Molded DIP	Commercial
	CY62256NL-70PXC		28-Pin (600-Mil) Molded DIP (Pb-Free)	
	CY62256NLL-70PC		28-Pin (600-Mil) Molded DIP	
	CY62256NLL-70PXC		28-Pin (600-Mil) Molded DIP (Pb-Free)	
	CY62256NL-70SNC	51-85092	28-Pin (300-Mil) Narrow SOIC	
	CY62256NL-70SNXC		28-Pin (300-Mil) Narrow SOIC (Pb-Free)	
	CY62256NLL-70SNC		28-Pin (300-Mil) Narrow SOIC	
	CY62256NLL-70SNXC		28-Pin (300-Mil) Narrow SOIC (Pb-Free)	
	CY62256NLL-70ZC	51-85071	28-Pin TSOP I	
	CY62256NLL-70ZXC		28-Pin TSOP I (Pb-Free)	
	CY62256NL-70SNI	51-85092	28-Pin (300-Mil) Narrow SOIC	Industrial
	CY62256NL-70SNXI		28-Pin (300-Mil) Narrow SOIC (Pb-Free)	
	CY62256NLL-70SNI		28-Pin (300-Mil) Narrow SOIC	
	CY62256NLL-70SNXI		28-Pin (300-Mil) Narrow SOIC (Pb-Free)	
	CY62256NLL-70ZI	51-85071	28-Pin TSOP I	
	CY62256NLL-70ZXI		28-Pin TSOP I (Pb-Free)	
	CY62256NLL-70ZRI	51-85074	28-Pin Reverse TSOP I	
	CY62256NLL-70ZRXI		28-Pin Reverse TSOP I (Pb-Free)	
	CY62256NLL-70SNXA	51-85092	28-Pin (300-Mil) Narrow SOIC (Pb-Free)	Automotive-A

Do contact your local Cypress sales representative for availability of these parts



# **Package Diagrams**

Figure 10. 28-Pin (600-Mil) Molded DIP (51-85017)




Figure 11. 28-Pin (300-mil) SNC (Narrow Body) (51-85092)








Figure 12. 28-Pin TSOP I (8 x 13.4 mm) (51-85071)

NDTE: ORIENTATION I.D MAY BE LOCATED EITHER AS SHOWN IN DPTION 1 OR OPTION 2





DIMENSION IN MM MAX. MIN.


51-85071-\*G




Figure 13. 28-Pin TSOP I (8 x 13.4 mm) (51-85074)

NDTE: ORIENTATION I.D MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2

DIMENSION IN MM MAX. MIN.



0°-5°



51-85074-\*F



### **Document History Page**

	Document Title: CY62256N 256K (32K x 8) Static RAM Document Number: 001- 06511									
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change						
**	426504	See ECN	NXR	New Data Sheet						
*A	488954	See ECN	NXR	Added Automotive product Updated ordering Information table						
*B	2715270	06/05/2009	VKN/AESA	Updated POD of 28-Pin (600-Mil) Molded DIP package (Spec# 51-85017)						

### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2006-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-06511 Rev. \*B

Revised June 03, 2009

Page 14 of 14

All products and company names mentioned in this document may be the trademarks of their respective holders.