

#### TISP4165H4BJ THRU TISP4200H4BJ, TISP4265H4BJ THRU TISP4350H4BJ

### HIGH HOLDING CURRENT **BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS**

## TISP4xxxH4BJ Overvoltage Protector Series

ITU-T K.20/21 Rating ...... 8 kV 10/700, 200 A 5/310

High Holding Current......225 mA min.

Ion-Implanted Breakdown Region Precise and Stable Voltage Low Voltage Overshoot under Surge

Device	V <sub>DRM</sub> V	V <sub>(BO)</sub>
'4165	135	165
'4180	145	180
'4200	155	200
'4265	200	265
'4300	230	300
'4350	275	350


#### **Rated for International Surge Wave Shapes**

Waveshape	Standard	I <sub>TSP</sub>
wavesiiape	Standard	Α
2/10 μs	GR-1089-CORE	500
8/20 μs	IEC 61000-4-5	300
10/160 μs	FCC Part 68	250
10/700 μs	ITU-T K.20/21	200
10/560 μs	FCC Part 68	160
10/1000 μs	GR-1089-CORE	100

Low Differential Capacitance ...... 67 pF max.

..... UL Recognized Component

#### SMBJ Package (Top View)



#### **Device Symbol**



Terminals T and R correspond to the alternative line designators of A and B

#### Description

These devices are designed to limit overvoltages on the telephone line. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. A single device provides 2-point protection and is typically used for the protection of 2-wire telecommunication equipment (e.g., between the Ring and Tip wires for telephones and modems). Combinations of devices can be used for multi-point protection (e.g., 3-point protection between Ring, Tip and Ground).

The protector consists of a symmetrical voltage-triggered bidirectional thyristor. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides.

#### **How To Order**

Device	Package	Carrier	Order As
TISPAYYYHARI	BJ (J-Bend DO-214AA/SMB)	Embossed Tape Reeled	TISP4xxxH4BJR-S
1101 433311400	D0 (0-Delia DO-214AA/31VID)	Bulk Pack	TISP4xxxH4BJ-S

Insert xxx value corresponding to protection voltages of 165 through to 350.



#### Description

This TISP4xxxH4BJ range consists of six voltage variants to meet various maximum system voltage levels (135 V to 275 V). They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. These high (H) current protection devices are in a plastic package SMBJ (JEDEC DO-214AA with J-bend leads) and supplied in embossed carrier reel pack. For alternative voltage and holding current values, consult the factory. For lower rated impulse currents in the SMB package, the 50 A 10/1000 TISP4xxxM3BJ series is available.

#### Absolute Maximum Ratings, TA = 25 °C (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
4165 '4180 Repetitive peak off-state voltage, (see Note 1) '4200 '4265 '4300 '4350		±135 ±145 ±155 ±200 ±230 ±275	V
Non-repetitive peak on-state pulse current (see Notes 2, 3 and 4)  2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)  8/20 μs (IEC 61000-4-5, 1.2/50 μs voltage, 8/20 current combination wave generator)  10/160 μs (FCC Part 68, 10/160 μs voltage wave shape)  5/200 μs (VDE 0433, 10/700 μs voltage wave shape)  0.2/310 μs (I3124, 0.5/700 μs voltage wave shape)  5/310 μs (ITU-T K.20/21, 10/700 μs voltage wave shape)  5/310 μs (FTZ R12, 10/700 μs voltage wave shape)  10/560 μs (FCC Part 68, 10/560 μs voltage wave shape)  10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)	ITSP	500 300 250 220 200 200 200 160	А
Non-repetitive peak on-state current (see Notes 2, 3 and 5)  20 ms (50 Hz) full sine wave  16.7 ms (60 Hz) full sine wave  1000 s 50 Hz/60 Hz a.c.	I <sub>TSM</sub>	55 60 2.1 400	A
Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value < 200 A  Junction temperature	di <sub>T</sub> /dt T <sub>J</sub>	-40 to +150	A/μs °C
Storage temperature range	T <sub>stg</sub>	-65 to +150	°C

NOTES: 1. See Applications Information and Figure 10 for voltage values at lower temperatures.

- 2. Initially, the TISP4xxxH4BJ must be in thermal equilibrium with  $T_{.I} = 25$  °C.
- 3. The surge may be repeated after the TISP4xxxH4BJ returns to its initial conditions.
- 4. See Applications Information and Figure 11 for current ratings at other temperatures.
- 5. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 8 for the current ratings at other durations. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C.

### BOURNS

### Electrical Characteristics, T<sub>A</sub> = 25 °C (Unless Otherwise Noted)

	Parameter	Test Conditions			Тур.	Max.	Unit
I <sub>DRM</sub>	Repetitive peak off- state current	$V_D = V_{DRM}$ $T_A$			±5 ±10	μΑ	
			'4165 '4180			±165 ±180	
l			'4200			±200	
V <sub>(BO)</sub>	Breakover voltage	$dv/dt = \pm 750 \text{ V/ms},  R_{SOURCE} = 300 \Omega$	'4265			±265	V
			'4300			±300	
			'4350			±350	
			'4165			±174	
		dv/dt ≤ ±1000 V/μs, Linear voltage ramp,	'4180			±189	
V	Impulse breakover	Maximum ramp value = ±500 V	'4200			±210	V
V <sub>(BO)</sub>	voltage	di/dt = ±20 A/μs, Linear current ramp,	'4265			±276	V
		Maximum ramp value = ±10 A	'4300			±311	
		'4350				±363	
I <sub>(BO)</sub>	Breakover current	$dv/dt = \pm 750 \text{ V/ms},  R_{SOURCE} = 300 \Omega$				±0.8	Α
V <sub>T</sub>	On-state voltage	$I_T = \pm 5 \text{ A}, t_W = 100 \mu \text{s}$				±3	V
I <sub>H</sub>	Holding current	$I_T = \pm 5 \text{ A}, \text{ di/dt} = -/+30 \text{ mA/ms}$		±0.225		±0.8	Α
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85V <sub>DRM</sub>		±5			kV/μs
$I_D$	Off-state current	$V_D = \pm 50 \text{ V}$ $T_A$	= 85 °C			±10	μΑ
		$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = 0,$ '4165 thr	u '4200		80	90	
		'4265 thr	u '4350		70	84	
		$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = -1 \text{ V}$ '4165 thr	u '4200		71	79	
		'4265 thr			60	67	
Coff Off-state capacita	Off-state capacitance	$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = -2 \text{ V}$ '4165 thr			65	74	pF
JOII	o state supusitarios	'4265 thr			55	62	۲,
		$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = -50 \text{ V}$ '4165 thr			30	35	
		'4265 thr			24	28	
		$f = 100 \text{ kHz}, V_d = 1 \text{ V rms}, V_D = -100 \text{ V}$ 4165 thr			28	33	
		(see Note 6) '4265 thr	u '4350		22	26	

NOTE 6: To avoid possible voltage clipping, the '4125 is tested with  $V_D = -98 \text{ V}$ .

#### **Thermal Characteristics**

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
D	Junction to free air thermal resistance	EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$ , $T_A = 25$ °C, (see Note 7)			113	°C /W
$R_{\theta JA}$		265 mm x 210 mm populated line card, 4-layer PCB, I <sub>T</sub> = I <sub>TSM(1000)</sub> , T <sub>A</sub> = 25 °C		50		O / W

NOTE 7: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

#### **Parameter Measurement Information**







Figure 1. Voltage-current Characteristic for T and R Terminals
All Measurements are Referenced to the R Terminal


## **BOURNS®**

#### **Typical Characteristics**











NOVEMBER 1997 - REVISED JANUARY 2007 Specifications are subject to change without notice. Customers should verify actual device performance in their specific applications.

#### **Typical Characteristics**





#### **Typical Characteristics**





Figure 8.



THERMAL IMPEDANCE




Figure 9.




Figure 11.

NOVEMBER 1997 - REVISED JANUARY 2007 Specifications are subject to change without notice. Customers should verify actual device performance in their specific applications.

BOURNS®

#### **APPLICATIONS INFORMATION**

#### **Deployment**

These devices are two terminal overvoltage protectors. They may be used either singly to limit the voltage between two conductors (Figure 12) or in multiples to limit the voltage at several points in a circuit (Figure 13).




Figure 12. Two Point Protection




Figure 13. Multi-point Protection

In Figure 12, protector Th1 limits the maximum voltage between the two conductors to  $\pm V_{(BO)}$ . This configuration is normally used to protect circuits without a ground reference, such as modems. In Figure 13, protectors Th2 and Th3 limit the maximum voltage between each conductor and ground to the  $\pm V_{(BO)}$  of the individual protector. Protector Th1 limits the maximum voltage between the two conductors to its  $\pm V_{(BO)}$  value. If the equipment being protected has all its vulnerable components connected between the conductors and ground, then protector Th1 is not required.

#### Impulse Testing

To verify the withstand capability and safety of the equipment, standards require that the equipment is tested with various impulse wave forms. The table below shows some common values.

Standard	Peak Voltage Setting V	Voltage Waveform μs	Peak Current Value A	Current Waveform μs	TISP4xxxH4 25 °C Rating A	Series Resistance $\Omega$
GR-1089-CORE	2500	2/10	500	2/10	500	0
dit-1009-0011L	1000	10/1000	100	10/1000	100	
	1500	10/160	200	10/160	250	0
FCC Part 68	800	10/560	100	10/560	160	0
(March 1998)	1500	9/720 †	37.5	5/320 †	200	0
	1000	9/720 †	25	5/320 †	200	0
I3124	1500	0.5/700	37.5	0.2/310	200	0
ITU-T K.20/K.21	1500 4000	10/700	37.5 100	5/310	200	0

<sup>†</sup> FCC Part 68 terminology for the waveforms produced by the ITU-T recommendation K.21 10/700 impulse generator

If the impulse generator current exceeds the protector's current rating, then a series resistance can be used to reduce the current to the protector's rated value to prevent possible failure. The required value of series resistance for a given waveform is given by the following calculations. First, the minimum total circuit impedance is found by dividing the impulse generator's peak voltage by the protector's rated current. The impulse generator's fictive impedance (generator's peak voltage divided by peak short circuit current) is then subtracted from the minimum total circuit impedance to give the required value of series resistance. In some cases, the equipment will require verification over a temperature range. By using the rated waveform values from Figure 11, the appropriate series resistor value can be calculated for ambient temperatures in the range of -40 °C to 85 °C.



#### **APPLICATIONS INFORMATION**

#### **AC Power Testing**

The protector can withstand currents applied for times not exceeding those shown in Figure 8. Currents that exceed these times must be terminated or reduced to avoid protector failure. Fuses, PTC (Positive Temperature Coefficient) resistors and fusible resistors are overcurrent protection devices which can be used to reduce the current flow. Protective fuses may range from a few hundred milliamperes to one ampere. In some cases, it may be necessary to add some extra series resistance to prevent the fuse opening during impulse testing. The current versus time characteristic of the overcurrent protector must be below the line shown in Figure 8. In some cases, there may be a further time limit imposed by the test standard (e.g. UL 1459 wiring simulator failure).

#### Capacitance

The protector characteristic off-state capacitance values are given for d.c. bias voltage,  $V_D$ , values of 0, -1 V, -2 V and -50 V. Where possible, values are also given for -100 V. Values for other voltages may be calculated by multiplying the  $V_D = 0$  capacitance value by the factor given in Figure 6. Up to 10 MHz, the capacitance is essentially independent of frequency. Above 10 MHz, the effective capacitance is strongly dependent on connection inductance. In many applications, such as Figure 15 and Figure 17, the typical conductor bias voltages will be about -2 V and -50 V. Figure 7 shows the differential (line unbalance) capacitance caused by biasing one protector at -2 V and the other at -50 V.

#### **Normal System Voltage Levels**


The protector should not clip or limit the voltages that occur in normal system operation. For unusual conditions, such as ringing without the line connected, some degree of clipping is permissible. Under this condition, about 10 V of clipping is normally possible without activating the ring trip circuit. Figure 10 allows the calculation of the protector  $V_{DRM}$  value at temperatures below 25 °C. The calculated value should not be less than the maximum normal system voltages. The TISP4265H4BJ, with a  $V_{DRM}$  of 200 V, can be used for the protection of ring generators producing 100 V r.m.s. of ring on a battery voltage of -58 V (Th2 and Th3 in Figure 17). The peak ring voltage will be 58 + 1.414\*100 = 199.4 V. However, this is the open circuit voltage and the connection of the line and its equipment will reduce the peak voltage. In the extreme case of an unconnected line, clipping the peak voltage to 190 V should not activate the ring trip. This level of clipping would occur at the temperature when the  $V_{DRM}$  has reduced to 190/200 = 0.95 of its 25 °C value. Figure 10 shows that this condition will occur at an ambient temperature of -22 °C. In this example, the TISP4265H4BJ will allow normal equipment operation provided that the minimum expected ambient temperature does not fall below -22 °C.

#### **JESD51 Thermal Measurement Method**

To standardize thermal measurements, the EIA (Electronic Industries Alliance) has created the JESD51 standard. Part 2 of the standard (JESD51-2, 1995) describes the test environment. This is a 0.0283 m<sup>3</sup> (1 ft<sup>3</sup>) cube which contains the test PCB (Printed Circuit Board) horizontally mounted at the center. Part 3 of the standard (JESD51-3, 1996) defines two test PCBs for surface mount components; one for packages smaller than 27 mm on a side and the other for packages up to 48 mm. The SMBJ measurements used the smaller 76.2 mm x 114.3 mm (3.0 " x 4.5 ") PCB. The JESD51-3 PCBs are designed to have low effective thermal conductivity (high thermal resistance) and represent a worse case condition. The PCBs used in the majority of applications will achieve lower values of thermal resistance and so can dissipate higher power levels than indicated by the JESD51 values.

#### **APPLICATIONS INFORMATION**

#### **Typical Circuits**






Figure 14. Modem Inter-wire Protection

Figure 15. Protection Module




Figure 16. ISDN Protection





Figure 17. Line Card Ring/Test Protection

NOVEMBER 1997 - REVISED JANUARY 2007
Specifications are subject to change without notice.
Customers should verify actual device performance in their specific applications.

## **BOURNS®**

#### **MECHANICAL DATA**

#### **Recommended Printed Wiring Footprint**



MDXXBI

#### **Device Symbolization Code**

Devices will be coded as below. As the device parameters are symmetrical, terminal 1 is not identified.

Device	Symbolization Code
TISP4165H4BJ	4165H4
TISP4180H4BJ	4180H4
TISP4200H4BJ	4200H4
TISP4265H4BJ	4265H4
TISP4300H4BJ	4300H4
TISP4350H4BJ	4350H4

#### **Carrier Information**

Devices are shipped in one of the carriers below. Unless a specific method of shipment is specified by the customer, devices will be shipped in the most practical carrier. For production quantities, the carrier will be embossed tape reel pack. Evaluation quantities may be shipped in bulk pack or embossed tape.

Carrier	Order As
Embossed Tape Reel Pack	TISP4xxxH4BJR-S
Bulk Pack	TISP4xxxH4BJ-S